Infineon Technologies CY15V116QI-20BKXC
- Part No.:
- CY15V116QI-20BKXC
- Manufacturer:
- Infineon Technologies
- Category:
- Memory
- Package:
- 24-TBGA
- Datasheet:
-
CY15V116QI-20BKXC.pdf
- Description:
- IC FRAM 16MBIT SPI 20MHZ 24FBGA
- Quantity:
- Payment:

- Shipping:

Inventory:4,045
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CY15V116QI-20BKXC from Infineon Technologies (formerly Cypress) is a 16-Mbit serial SPI F-RAM organized as 2048K × 8, operating at 1.71–1.89 V with 20 MHz max clock speed and 10¹⁵ read/write endurance. It delivers NoDelay™ writes, 151-year data retention, and integrates hardware/software write protection for industrial logging and real-time data capture applications.
For engineers reviewing the CY15V116QI-20BKXC datasheet, CY15V116QI-20BKXC pinout, CY15V116QI-20BKXC application, or CY15V116QI-20BKXC equivalent, key selection criteria include low-voltage operation (1.71–1.89 V), FBGA-24 package compatibility, SPI Mode 0/3 support, and absence of write latency in high-frequency data logging systems.
Technical Context
The CY15V116QI-20BKXC implements a ferroelectric memory array with zero write latency-data commits immediately after each byte transfer without polling. Its SPI interface supports dual modes (0 and 3), with inputs latched on SCK rising edge and outputs driven on falling edge.
It features a dedicated 256-byte special sector surviving three reflow cycles, a nonvolatile status register with WPEN control, and hardware write protection via active-low WP pin tied to internal weak pull-up. Device ID and 8-byte programmable serial number enable secure board-level identification.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Density | 16 Mbit (2048K × 8) - supports full byte-addressable nonvolatile storage without page programming overhead |
| Interface | SPI up to 20 MHz - enables 2.5 MB/s sustained write throughput with no wait states |
| Endurance | 10¹⁵ read/write cycles - eliminates wear leveling firmware and extends field life beyond 20 years in cyclic logging |
| Data Retention | 151 years at +25°C - ensures archival integrity without refresh or backup power |
| Supply Voltage | 1.71 V to 1.89 V - matches modern ultra-low-power SoC I/O domains and avoids level-shifting in battery-powered designs |
| Operating Temp | 0 °C to +70 °C - qualified for commercial-grade embedded control and instrumentation environments |
| Deep Power Down | 1.10 µA typical - reduces system standby power in always-on sensor nodes |
Pinout & Package
Package: 24-ball Fine Pitch Ball Grid Array (FBGA), 4.0 mm × 3.0 mm × 0.65 mm body, 0.5 mm ball pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select input | Active-low enable: device enters standby and tristates SO when HIGH; falling edge initiates all opcodes |
| SCK | Serial clock input | Synchronizes all transfers; inputs sampled on rising edge, outputs driven on falling edge (SPI Modes 0/3) |
| SI | Serial input | Receives opcodes, addresses, and write data; must be driven to valid logic level to meet IDD specs |
| SO | Serial output | Drives read data only during active read operations; high-impedance otherwise |
| WP | Write protect input | Hardware lock for status register writes when WPEN = 1; internal weak pull-up prevents floating state |
| VDD | Power supply | 1.71–1.89 V core supply; decoupling required within 5 mm per datasheet layout guidelines |
| VSS | Ground | System reference ground; must be connected directly to PCB ground plane |
| DNU | Do Not Use | Ball marked DNU - leave floating or tie to VDD; no internal connection or function |
Key Features
| Feature | Design Value |
|---|---|
| NoDelay™ writes | Eliminates write latency and polling loops-enables deterministic timing-critical data capture at full SPI bus rate |
| Dedicated 256-byte special sector | Retains calibration data or firmware signatures across ≥3 reflow cycles, enabling post-assembly programming |
| Hardware + software write protection | Combines WP pin lock with status register bit (WPEN) and block-protection instructions for layered security against accidental overwrite |
| Unique Device ID & serial number | Enables traceability and anti-cloning: factory-programmed 64-bit ID + user-writable 8-byte serial number register |
| Low-voltage 1.71–1.89 V operation | Direct interface with 1.8 V I/O domains of microcontrollers (e.g., STM32L4, nRF52840) without voltage translation |
Applications
| Industrial Data Logger | Smart Metering |
|---|---|
Use Scenario: Continuous timestamped sensor readings (temperature, pressure) stored every 100 ms in battery-powered field units. IC Role / Device Role / Timing Role: Nonvolatile scratchpad memory buffering raw measurements before batch upload; zero-write-latency prevents data loss during power interruption. Use Value: 10¹⁵ endurance supports >30 years of daily 1M-write cycles; 1.1 µA deep power down extends 2xAA battery life to >5 years. | Use Scenario: Storing tariff tables, consumption history, and tamper logs in electricity/water meters with 10+ year field deployment. IC Role / Device Role / Timing Role: Primary event log storage with guaranteed write commit on last-gasp power; survives meter reset and firmware updates. Use Value: 151-year data retention meets ANSI C12.1 and IEC 62056 requirements; 24-ball FBGA fits compact meter PCBs with thermal reliability. |
| Medical Wearable Sensor Hub | Automotive Telematics Control Unit |
Use Scenario: Capturing ECG waveform snippets and motion artifacts during clinical trials, requiring secure, low-power local storage. IC Role / Device Role / Timing Role: Secure buffer for encrypted biosignal fragments prior to BLE transmission; uses unique ID for device authentication. Use Value: Dedicated 256-byte sector stores cryptographic keys immune to reflow; 1.71 V min VDD supports coin-cell operation down to 2.0 V system rail. | Use Scenario: Logging CAN bus diagnostics, GPS timestamps, and crash-event snapshots in OBD-II modules with intermittent ignition power. IC Role / Device Role / Timing Role: Last-write-safe memory capturing pre-crash vehicle state; WP pin hardwired to prevent corruption during brown-out. Use Value: Hardware write protection ensures critical crash logs survive voltage dips below 1.7 V; SPI Mode 3 compatibility matches automotive MCU peripherals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar nonvolatile serial memory applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CY15B116QI-20BKXC | Wider VDD range (1.8–3.6 V); identical pinout, timing, and feature set | Preferred where system rail varies (e.g., USB-powered devices) or shares 3.3 V domain with other peripherals | Select when 1.8–3.6 V operation is required; not suitable for strict 1.8 V-only systems due to higher min VDD |
| MB85RS1MT-FPN-G-JNE1 | Fujitsu 1 Mbit FRAM; 1.8–3.6 V, 40 MHz SPI, SOIC-8 package | Limited density (1 Mbit vs. 16 Mbit); lacks special sector and serial number registers | Choose for cost-sensitive, space-constrained designs needing <1 Mbit and SOIC-8 footprint; not scalable to CY15V116QI's capacity or features |
Compared with CY15B116QI-20BKXC, the CY15V116QI-20BKXC offers tighter voltage tolerance essential for energy-harvesting systems, while the MB85RS1MT provides higher speed in smaller density but omits critical features like reflow-surviving sectors and unique IDs needed for traceability.
Availability
CY15V116QI-20BKXC is available at Aetrix Electronics and suitable for industrial data loggers, smart metering systems, and medical wearable sensor hubs requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant FBGA packaging.
Supply support for CY15V116QI-20BKXC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Infineon Technologies is a global semiconductor leader headquartered in Munich, Germany, delivering power systems, sensors, and memory solutions for industrial, automotive, and IoT applications.
The Excelon LP F-RAM product line was developed by Cypress (acquired by Infineon in 2020) to replace EEPROM and serial flash in high-endurance, low-latency nonvolatile storage applications-specifically targeting data logging, metering, and mission-critical buffering.
FAQ
Is CY15V116QI-20BKXC pin-compatible with CY15B116QI-20BKXC?
Yes, both share identical 24-ball FBGA package, pin assignments, SPI command set, and timing specifications. The only functional difference is VDD range: CY15V116QI requires 1.71–1.89 V, while CY15B116QI operates from 1.8–3.6 V. Swapping requires verifying system rail compliance.
Does the 256-byte special sector require separate addressing or commands?
No. The special sector resides at fixed address 0x1F0000–0x1F00FF and is accessed using standard READ/WRITE opcodes (0x03/0x02). Its reflow resilience is process-based-not enabled by software-and requires no configuration.
Can the serial number be rewritten multiple times, and is it protected against accidental overwrite?
Yes, the 8-byte serial number register is writable via WRITE SERIAL NUMBER (0x1F) instruction and supports unlimited writes. It is protected by the same software/hardware write protection scheme as main memory-WP pin assertion or status register lock disables writes.
What SPI modes does CY15V116QI-20BKXC support, and how is mode selection handled?
It supports SPI Modes 0 (CPOL=0, CPHA=0) and 3 (CPOL=1, CPHA=1) only. Mode selection is automatic and determined by the host controller's SCK idle state and sampling edge-no configuration register or opcode is required.
CY15V116QI-20BKXC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Infineon Technologies
- Series:
- Excelon™-LP,F-RAM™
- Package/Case:
- 24-TBGA
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- FRAM
- Technology:
- FRAM (Ferroelectric RAM)
- Memory Size:
- 16Mbit
- Memory Organization:
- 2M x 8
- Memory Interface:
- SPI
- Clock Frequency:
- 20 MHz
- Write Cycle Time - Word, Page:
- -
- Access Time:
- 20 ns
- Voltage - Supply:
- 1.71V ~ 1.89V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-FBGA (6x8)
CY15V116QI-20BKXC FAQ
1.How can I place an order for CY15V116QI-20BKXC through Aetrix?
Please submit a Request for Quotation (RFQ) for CY15V116QI-20BKXC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CY15V116QI-20BKXC reliable?
The price and inventory of CY15V116QI-20BKXC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CY15V116QI-20BKXC is usually 5 days.
3.What payment methods are accepted for CY15V116QI-20BKXC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CY15V116QI-20BKXC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CY15V116QI-20BKXC?
CY15V116QI-20BKXC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CY15V116QI-20BKXC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CY15V116QI-20BKXC?
For technical support, including CY15V116QI-20BKXC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CY15V116QI-20BKXC requirements.
6.How does Aetrix verify that CY15V116QI-20BKXC is sourced from the original manufacturer or authorized distributors?
All CY15V116QI-20BKXC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CY15V116QI-20BKXC meets industry standards.
7.What is the process for return or replacement of CY15V116QI-20BKXC?
All CY15V116QI-20BKXC units undergo pre-shipment inspection (PSI). If there is an issue with CY15V116QI-20BKXC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CY15V116QI-20BKXC part is unused and in its original packaging.
Return procedure for CY15V116QI-20BKXC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CY15V116QI-20BKXC Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

