My Inquiry
My Account
Infineon Technologies CY28410ZXCT
- Part No.:
- CY28410ZXCT
- Manufacturer:
- Infineon Technologies
- Category:
- Application Specific Clock/Timing
- Package:
- 56-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
CY28410ZXCT.pdf
- Description:
- IC CLK GEN CPU 266MHZ 2CIRC
- Quantity:
- Payment:
- Shipping:
Inventory:2,776
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CY28410ZXCT from Cypress Semiconductor is a clock generator IC compliant with Intel® CK410 specification, designed for Intel Grantsdale chipset platforms. It delivers differential CPU clocks up to 266 MHz, 100-MHz differential SRC clocks, 96-MHz dot clock, 48-MHz USB, and 33-MHz PCI clocks - all from a single 14.318-MHz crystal input. Used in desktop motherboards for P4 and Tejas CPUs.
For engineers reviewing the CY28410ZXCT datasheet, CY28410ZXCT pinout, CY28410ZXCT application, or CY28410ZXCT equivalent, key selection criteria include I²C programmability, selectable CPU frequency modes (100/133/200/266 MHz), Lexmark spread-spectrum EMI reduction, differential output drive capability, and support for VTT_PWRGD#-synchronized configuration latching.
Technical Context
The CY28410ZXCT integrates two PLLs: PLL1 locks to the 14.318-MHz crystal reference (XIN/XOUT) to generate core timing, while PLL2 synthesizes CPU and SRC frequencies. Frequency selection is determined by FS_A/FS_B/FS_C logic levels sampled once at VTT_PWRGD# assertion - enabling stable boot-time clock configuration without runtime reconfiguration.
It supports SMBus-compatible I²C interface (SCLK/SDATA) for dynamic control of individual output enables, spread-spectrum activation, and power-down states. All differential outputs (CPUT/CPUC, SRCT/SRCC, DOT96T/DOT96C) meet LVDS-compatible voltage swing and skew requirements for high-speed synchronous interfaces.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Clock Output | 266 MHz max differential output; supports Intel P4/Tejas via FS pin-selectable modes (100/133/200/266 MHz) |
| SRC Clock Output | 100 MHz differential serial reference clock; compliant with SATA Gen1 timing requirements |
| DOT Clock Output | Fixed 96 MHz differential dot clock; used for graphics/video pixel timing synchronization |
| USB Clock | 48 MHz single-ended output; meets USB 2.0 full-speed timing accuracy (±0.25%) |
| PCI Clock | 33 MHz single-ended; drives six PCI slots and three PCIF outputs with matched skew |
| Supply Voltage | 3.3 V ±5%; separate power domains per output bank (VDD_CPU, VDD_SRC, VDD_PCI, VDD_48, VDD_REF) |
| Crystal Input | 14.31818 MHz parallel-resonant AT-cut crystal; requires 20 pF load capacitance and ≤0.1 mW drive level |
Pinout & Package
56-pin SSOP/TSSOP package with exposed thermal pad (ZXC suffix); pin-compatible with CY28400 series. Power and ground pins are distributed across multiple corners to minimize noise coupling between output banks.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CPUT0/CPUC0 | Differential CPU clock pair | Primary 266-MHz CPU clock outputs; terminated internally to 100 Ω differential impedance |
| SRCT1/SRCC1 | Differential SRC clock pair | First 100-MHz SATA reference clock; configurable via I²C register bit 0 of Control Register 0 |
| DOT96T/DOT96C | Differential dot clock pair | Fixed 96-MHz output; enabled by default unless disabled via Control Register 1 bit 6 |
| USB_48 | Single-ended USB clock | 48-MHz output with 3.3-V CMOS drive; shared enable control with REF and PCIF outputs |
| FS_A/FS_B/FS_C | Frequency select inputs | 3.3-V tolerant logic inputs; sampled once at VTT_PWRGD# low to configure CPU/SRC/PCI ratios |
| SCLK/SDATA | I²C interface signals | SMBus-compatible bidirectional interface (7-bit slave address 0xD2); supports byte/block read/write |
| VTT_PWRGD# | Power-good strobe input | Level-sensitive active-low signal that latches FS pins and initiates internal configuration sequence |
Key Features
| Feature | Design Value |
|---|---|
| Lexmark spread-spectrum profile | EMI reduction up to 12 dB peak; fixed center-spread modulation applied only to CPU and SRC outputs |
| Per-output enable/disable control | All 22 clock outputs individually controllable via I²C registers - no hardware strapping required |
| VTT_PWRGD#-synchronized configuration | Ensures deterministic clock setup timing relative to processor VTT rail stabilization - eliminates race conditions |
| Differential LVDS-compatible outputs | 100-Ω differential impedance matching; <15 ps channel-to-channel skew across CPUT/CPUC pairs |
| Multi-rail power isolation | Independent VDD/VSS supplies for CPU, SRC, PCI, USB, REF, and analog PLL sections reduce cross-talk |
Applications
| Desktop Motherboard Timing | Intel P4-Based Workstation |
|---|---|
Use Scenario: Primary clock source for Intel Grantsdale-based ATX motherboards supporting Pentium 4 and Tejas processors. IC Role / Device Role / Timing Role: Central clock generator providing synchronized, low-jitter timing for CPU, memory controller hub (MCH), I/O controller hub (ICH), and peripheral buses. Use Value: Eliminates need for discrete clock buffers and multiple crystals; reduces BOM count by consolidating 22 timing signals into one IC. |
Use Scenario: High-performance workstation platform requiring stable 266-MHz front-side bus and 100-MHz SATA reference clocks. IC Role / Device Role / Timing Role: Timing hub delivering phase-aligned CPU, SRC, and PCI clocks with sub-50-ps jitter (RMS) at 266 MHz. Use Value: Enables reliable DDR2 memory operation and SATA Gen1 link training through tightly controlled differential skew and voltage compliance. |
| PCI Expansion Slot Synchronization | USB 2.0 Host Controller Timing |
Use Scenario: Driving six PCI slots and three PCIF outputs on server-class backplanes with strict skew and duty-cycle requirements. IC Role / Device Role / Timing Role: PCI clock distribution IC generating seven 33-MHz outputs with matched propagation delay (<200 ps variation). Use Value: Ensures simultaneous sampling across multi-slot PCI segments - critical for legacy add-in card compatibility and signal integrity. |
Use Scenario: Providing 48-MHz clock to USB 2.0 host controllers in embedded industrial PCs. IC Role / Device Role / Timing Role: Dedicated USB timing source meeting full-speed accuracy spec (±0.25%) without sharing resources with CPU or PCI clocks. Use Value: Prevents USB enumeration failures caused by clock drift during system power transitions or thermal cycling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ICS952002AGLFT | Single PLL architecture; no I²C interface; fixed 266-MHz CPU output only | Lacks spread spectrum, per-output control, and SRC clock flexibility - limited to basic Grantsdale designs | Select when cost sensitivity outweighs configurability needs and SATA timing is not required |
| ICS952012AGLFT | Includes integrated spread-spectrum oscillator; no external crystal required; no I²C readback capability | Eliminates crystal BOM but sacrifices fine-grained output control and real-time status monitoring | Select for simplified layout where crystal placement is constrained and register visibility is non-critical |
Compared with ICS952002AGLFT and ICS952012AGLFT, the CY28410ZXCT provides superior design flexibility through its dual-PLL architecture, full I²C register access, and independent enable/disable control of all 22 outputs - essential for complex motherboard power sequencing and EMI compliance tuning.
Availability
CY28410ZXCT is available at Aetrix Electronics and suitable for desktop motherboard design, Intel P4-based workstation development, and PCI expansion subsystem integration requiring stable component supply and long-term lifecycle support.
Supply support for CY28410ZXCT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Cypress Semiconductor (now part of Infineon Technologies) is a U.S.-based semiconductor company specializing in timing, memory, and programmable solutions for computing and communications infrastructure.
The CY28410 belongs to Cypress's CK410-compliant clock generator product line, engineered specifically to replace discrete clock trees in Intel desktop chipsets - emphasizing low EMI, multi-rail isolation, and boot-time configuration reliability.
FAQ
What crystal specifications are mandatory for CY28410ZXCT operation?
The CY28410ZXCT requires a 14.31818 MHz parallel-resonant AT-cut crystal with 20 pF load capacitance, ≤0.1 mW drive level, and ≤35 ppm initial tolerance. Substituting a series-resonant crystal causes frequency error exceeding ±300 ppm and violates timing specs.
How does VTT_PWRGD# affect clock configuration timing?
VTT_PWRGD# is a level-sensitive strobe that latches FS_A/FS_B/FS_C logic states and triggers internal register initialization. Once asserted low, it disables further FS pin sampling - ensuring deterministic clock setup before CPU reset release. No reconfiguration is possible after this point.
Can all 22 clock outputs be disabled simultaneously via I²C?
Yes - Control Registers 0–2 provide individual enable bits for all differential and single-ended outputs. Writing 0x00 to registers 0–2 disables CPUT/CPUC, SRCT/SRCC, DOT96, USB_48, REF, PCI, and PCIF outputs. The I²C interface remains active for re-enabling.
Is spread-spectrum modulation applied to all clock outputs?
No - Lexmark spread-spectrum is applied only to CPU and SRC clock outputs (CPUT/CPUC, SRCT/SRCC). DOT96, USB_48, REF, and PCI outputs remain unmodulated to preserve timing accuracy for video, USB, and legacy peripherals.
CY28410ZXCT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Infineon Technologies
- Series:
- -
- Package/Case:
- 56-TFSOP (0.240", 6.10mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- PLL:
- Yes
- Main Purpose:
- CPU
- Input:
- LVTTL, Crystal
- Output:
- Clock
- Number of Circuits:
- 2
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- No/Yes
- Frequency - Max:
- 266MHz
- Voltage - Supply:
- 3.135V ~ 3.465V
- Operating Temperature:
- 0°C ~ 70°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 56-TSSOP II
CY28410ZXCT FAQ
1.How can I place an order for CY28410ZXCT through Aetrix?
Please submit a Request for Quotation (RFQ) for CY28410ZXCT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CY28410ZXCT reliable?
The price and inventory of CY28410ZXCT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CY28410ZXCT is usually 5 days.
3.What payment methods are accepted for CY28410ZXCT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CY28410ZXCT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CY28410ZXCT?
CY28410ZXCT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CY28410ZXCT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CY28410ZXCT?
For technical support, including CY28410ZXCT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CY28410ZXCT requirements.
6.How does Aetrix verify that CY28410ZXCT is sourced from the original manufacturer or authorized distributors?
All CY28410ZXCT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CY28410ZXCT meets industry standards.
7.What is the process for return or replacement of CY28410ZXCT?
All CY28410ZXCT units undergo pre-shipment inspection (PSI). If there is an issue with CY28410ZXCT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CY28410ZXCT part is unused and in its original packaging.
Return procedure for CY28410ZXCT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CY28410ZXCT Tags
-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology
-
9FGV0241AKILFT
Renesas Electronics Corporation
-
9DBL0452CKILFT
Renesas Electronics Corporation
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas Electronics Corporation
-
RC19008AGND#BB0
Renesas Electronics Corporation
-
9DB403DGILFT
Renesas Electronics Corporation
-
9DB233AGILFT
Renesas Electronics Corporation
-
9DB803DGILFT
Renesas Electronics Corporation
-
9FGL0851DKILFT
Renesas Electronics Corporation
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
