Infineon Technologies CY28411ZXC
- Part No.:
- CY28411ZXC
- Manufacturer:
- Infineon Technologies
- Category:
- Application Specific Clock/Timing
- Package:
- 56-TFSOP (0.240", 6.10mm Width)
- Datasheet:
-
CY28411ZXC.pdf
- Description:
- IC CLK GEN CPU 266MHZ 2CIRC
- Quantity:
- Payment:

- Shipping:

Inventory:4,327
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CY28411ZXC from Cypress Semiconductor is a clock generator IC compliant with Intel CK410M for Alviso chipset platforms, supporting Pentium-M CPUs with selectable 100/133 MHz differential CPU clocks, 96 MHz dot clock, 48 MHz USB, 33 MHz PCI, and 14.318 MHz reference outputs - all from a single 3.3V supply in 56-pin SSOP/TSSOP.
For engineers reviewing the CY28411ZXC datasheet, CY28411ZXC pinout, CY28411ZXC application, or CY28411ZXC equivalent, this device delivers I²C-configurable clock enable/disable, spread-spectrum EMI reduction, VTT_PWRGD#-latched frequency selection, and differential SRC/CPU output control - critical for Intel mobile platform timing integrity and power-state coordination.
Technical Context
The CY28411ZXC integrates two PLLs: PLL1 locks to the 14.318 MHz crystal input (XIN/XOUT) to generate the REF clock and feed PLL2; PLL2 synthesizes CPU, SRC, DOT96, and USB clocks using programmable dividers and selectable feedback paths. Frequency selection is latched on VTT_PWRGD# assertion via FS_A/FS_B/FS_C inputs.
It supports SMBus-compatible I²C interface (SCLK/SDATA) for runtime register access to 8 control registers enabling per-output enable/disable, spread-spectrum toggle, stop-mode behavior under CPU_STP#/PCI_STP#, and drive strength configuration - with default power-up states ensuring boot-time clock availability without software intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Clock Output | 100 MHz or 133 MHz differential pair; selected at power-up via FS pins and latched on VTT_PWRGD# assertion. |
| SRC Clock Outputs | Eight differential serial reference clock pairs (SRCT0–SRCT7/SRCC0–SRCC7); SATA-ready with 100 MHz capability. |
| DOT96 Clock | Fixed 96 MHz differential output; dedicated for graphics/video timing in Alviso-based systems. |
| USB Clock | 48 MHz single-ended output; directly drives USB 1.1/2.0 PHY without external divider. |
| PCI Clock | 33 MHz single-ended; four independent outputs (PCI2–PCI5) with individual enable control via register. |
| I²C Interface | Slave address 0xD2; supports byte/block read/write; enables dynamic clock gating and spread-spectrum control post-boot. |
| Spread Spectrum | Lexmark-profile modulation; reduces peak EMI by ±0.25% center-spread; configurable per-output via register bit. |
Pinout & Package
Package: 56-pin SSOP (Small Outline Integrated Circuit) and TSSOP (Thin Shrink Small Outline Package), 3.3V-only operation, 0.635 mm pitch, JEDEC MS-012AC compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 43,44,40,41 CPUT0–CPUT1 / CPUC0–CPUC1 | Differential CPU clock outputs | Provide low-jitter, matched-pair clocks for Pentium-M CPU core and I/O interfaces. |
| 14,15 DOT96T/DOT96C | Differential dot clock output | Fixed 96 MHz timing source for integrated graphics controller pixel clocking. |
| 12 FS_A/USB_48 | Frequency select input / USB clock output | Configures CPU frequency mode during boot; doubles as 48 MHz USB clock when not used for selection. |
| 46 SCLK / 47 SDATA | I²C clock/data lines | Enable real-time register access for clock enable/disable, spread-spectrum control, and stop-mode configuration. |
| 10 VTT_PWRGD# | Power-good strobe input | Latches FS_A/B/C and PCIF0 values at VTT rail stabilization; also serves as active-high power-down signal. |
| 50 XIN / 49 XOUT | Crystal oscillator terminals | Drive 14.318 MHz parallel-resonant crystal; require external 20 pF load capacitors for ±35 ppm stability. |
Key Features
| Feature | Design Value |
|---|---|
| Intel CK410M compliance | Fully satisfies timing, voltage, and signaling requirements for Alviso chipset reference designs - eliminates need for custom validation. |
| VTT_PWRGD#-latched frequency selection | Ensures deterministic CPU clock configuration before processor initialization; prevents metastability during power-rail ramp. |
| Per-output I²C control | Enables selective shutdown of unused clocks (e.g., disable SRC4_SATAT/C during non-SATA boot) to reduce system EMI and power. |
| Lexmark spread-spectrum profile | Delivers certified EMI reduction across full operating temperature range without requiring board-level filtering components. |
| Differential SRC/CPU outputs | Provides 100+ MHz clock signals with <1 ps skew between complementary pairs - essential for high-speed CPU and SATA timing margins. |
Applications
| Mobile Notebook Platform | Intel Alviso Reference Design |
|---|---|
Use Scenario: Timing subsystem for Pentium-M-based laptops with integrated graphics and SATA storage. IC Role / Device Role / Timing Role: Primary clock generator providing synchronized CPU, GPU dot clock, USB, PCI, and SATA reference clocks. Use Value: Eliminates need for discrete clock buffers and multiple oscillators; reduces BOM count by 4+ components while meeting Intel platform timing specs. | Use Scenario: OEM motherboard implementing Intel's Alviso chipset specification. IC Role / Device Role / Timing Role: CK410M-compliant clock source delivering all required frequencies with VTT_PWRGD#-synchronized boot configuration. Use Value: Guarantees first-boot clock stability and compatibility with Intel BIOS reference code without firmware modification. |
| SATA Storage Subsystem | EMI-Sensitive Industrial PC |
Use Scenario: SATA controller timing in embedded industrial PCs requiring PCIe-to-SATA bridge synchronization. IC Role / Device Role / Timing Role: Source of differential 100 MHz SRC4_SATAT/SRCC4 clocks for SATA PHY layer. Use Value: Matches SATA Gen1 jitter requirements (<1.5 ps RMS) via dedicated low-noise PLL path and differential output drivers. | Use Scenario: Fanless industrial PC operating in unshielded enclosures with strict FCC Class B EMI limits. IC Role / Device Role / Timing Role: Spread-spectrum clock generator with Lexmark-profile modulation and programmable output enables. Use Value: Reduces 100–200 MHz peak emissions by >10 dBµV/m without adding ferrites or shielding - verified per CISPR 22. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar clock generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| IDT 8T49N241 | Programmable multi-output clock generator with JESD204B support; requires external configuration EEPROM; no native Intel CK410M pinout mapping. | Targets high-speed data converters and FPGA-based systems; lacks dedicated DOT96 and Alviso-specific VTT_PWRGD# latch logic. | Select only if migrating from Intel platform to JESD204B-based architecture with need for field-programmable outputs. |
| ON Semi NB3N3020B | 3-output LVDS clock generator; fixed 100/133/14.318 MHz outputs; no I²C interface; no spread spectrum; 32-pin QFN package. | Used in cost-sensitive embedded x86 designs where only CPU + REF + PCI clocks are needed; no SATA or USB clock support. | Choose only for simplified timing needs without SATA, USB, or dynamic control - not drop-in compatible with CY28411ZXC. |
Compared with IDT 8T49N241 and NB3N3020B, the CY28411ZXC uniquely integrates Intel-specific boot latching, DOT96 graphics timing, and SATA-ready differential SRC outputs in a single 56-pin package - making it irreplaceable for Alviso platform compliance without redesign.
Availability
CY28411ZXC is available at Aetrix Electronics and suitable for Intel Alviso-based mobile notebooks, industrial motherboards, SATA storage controllers, and EMI-sensitive embedded PCs requiring stable component supply and long-lifecycle support.
Supply support for CY28411ZXC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Cypress Semiconductor (now part of Infineon Technologies) is a U.S.-based semiconductor company specializing in timing, memory, and microcontroller solutions for computing and industrial applications.
The CY28411 belongs to Cypress's CK410M-compliant clock generator product line, designed specifically to meet Intel's Alviso chipset timing architecture - including VTT_PWRGD#-synchronized frequency selection and differential SRC/CPU clock delivery.
FAQ
What crystal specifications are required for CY28411ZXC?
The CY28411ZXC requires a 14.31818 MHz parallel-resonant AT-cut crystal with 20 pF load capacitance, maximum 0.1 mW drive level, and ±35 ppm initial tolerance. Series-resonant crystals must not be used - they cause frequency error and ppm specification violation due to incorrect loading.
How does VTT_PWRGD# affect frequency selection and output behavior?
VTT_PWRGD# is a level-sensitive strobe that latches FS_A/FS_B/FS_C and PCIF0 values at the moment it transitions low (indicating stable VTT voltage). After latching, further changes to those pins are ignored unless test mode is entered. It also serves as an active-high power-down signal for real-time output disable.
Can CY28411ZXC generate spread-spectrum clocks for EMI reduction?
Yes - the CY28411ZXC implements the Lexmark spread-spectrum profile with ±0.25% center-spread modulation, configurable per-output via Control Register 0 bit 0. This reduces peak radiated emissions in the 100–200 MHz band without requiring external filtering components.
Which outputs support differential signaling and what are their termination requirements?
CY28411ZXC provides 12 differential outputs: CPUT0–CPUT2/CPUC0–CPUC2, SRCT0–SRCT7/SRCC0–SRCC7, and DOT96T/DOT96C. All require 100 Ω differential PCB trace impedance and AC-coupling capacitors (typically 100 nF) placed within 5 mm of the IC pins to maintain signal integrity and minimize common-mode noise.
CY28411ZXC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Infineon Technologies
- Series:
- -
- Package/Case:
- 56-TFSOP (0.240", 6.10mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- PLL:
- Yes
- Main Purpose:
- Intel CPU Servers
- Input:
- LVTTL, Crystal
- Output:
- Clock
- Number of Circuits:
- 2
- Ratio - Input:Output:
- -
- Differential - Input:Output:
- No/Yes
- Frequency - Max:
- 266MHz
- Voltage - Supply:
- 3.135V ~ 3.465V
- Operating Temperature:
- 0°C ~ 85°C
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 56-TSSOP II
CY28411ZXC FAQ
1.How can I place an order for CY28411ZXC through Aetrix?
Please submit a Request for Quotation (RFQ) for CY28411ZXC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CY28411ZXC reliable?
The price and inventory of CY28411ZXC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CY28411ZXC is usually 5 days.
3.What payment methods are accepted for CY28411ZXC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CY28411ZXC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CY28411ZXC?
CY28411ZXC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CY28411ZXC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CY28411ZXC?
For technical support, including CY28411ZXC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CY28411ZXC requirements.
6.How does Aetrix verify that CY28411ZXC is sourced from the original manufacturer or authorized distributors?
All CY28411ZXC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CY28411ZXC meets industry standards.
7.What is the process for return or replacement of CY28411ZXC?
All CY28411ZXC units undergo pre-shipment inspection (PSI). If there is an issue with CY28411ZXC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CY28411ZXC part is unused and in its original packaging.
Return procedure for CY28411ZXC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CY28411ZXC Tags

-
LMK00334RTVRQ1
Texas Instruments
.jpg)
-
DSC557-0344FI0T
Microchip Technology

-
9FGV0241AKILFT
Renesas Electronics Corporation

-
9DBL0452CKILFT
Renesas Electronics Corporation
.jpg)
-
DSC557-0344FL1T
Microchip Technology
-
RC19008AGND#KB0
Renesas Electronics Corporation
-
RC19008AGND#BB0
Renesas Electronics Corporation

-
9DB403DGILFT
Renesas Electronics Corporation

-
9DB233AGILFT
Renesas Electronics Corporation

-
9DB803DGILFT
Renesas Electronics Corporation

-
9FGL0851DKILFT
Renesas Electronics Corporation
-
AB-557-03-HCHC-F-L-C-T
Abracon LLC
Tech Hub
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…

