My Inquiry
My Account
Infineon Technologies CY37128P84-125JXI
- Part No.:
- CY37128P84-125JXI
- Manufacturer:
- Infineon Technologies
- Package:
- 84-LCC (J-Lead)
- Datasheet:
-
CY37128P84-125JXI.pdf
- Description:
- IC CPLD 128MC 10NS 84PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:3,413
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CY37128P84-125JXI from Cypress Semiconductor is a 128-macrocell In-System Reprogrammable (ISR™) CPLD in the Ultra37000 family, operating at 5V supply with 3.3V/5V I/O compatibility, 6.5 ns propagation delay (tPD), 167 MHz maximum frequency (fMAX), and 84-pin PLCC package. It features four synchronous clocks, programmable bus-hold on all I/Os, and JTAG-based reconfiguration for pinout- and timing-stable design iterations - used in PCI-compliant interface logic, legacy bus bridging, and FPGA configuration glue logic.
For engineers reviewing the CY37128P84-125JXI datasheet, CY37128P84-125JXI pinout, CY37128P84-125JXI application, or CY37128P84-125JXI equivalent, key selection criteria include macrocell count, I/O voltage flexibility (3.3V/5V), JTAG ISR capability, tPD/fMAX timing bin (125 speed grade), and PLCC-84 mechanical compatibility with legacy board layouts.
Technical Context
The CY37128P84-125JXI implements a modular architecture with two logic blocks, each containing a 72×87 product term array, intelligent product term allocator (0–16 terms per macrocell), and 16 macrocells (mix of I/O and buried). Its Programmable Interconnect Matrix (PIM) delivers 36 global inputs per logic block with no route-dependent delays - all timing parameters include worst-case PIM propagation.
It supports five dedicated inputs (four clock-capable), programmable slew rate per output, asynchronous set/reset via dedicated product terms, and product term clocking. All I/Os are 5V-tolerant when VCCO = 3.3V, and bus-hold is user-enabled per pin to maintain signal state during high-Z conditions without external pull-ups.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Macrocell Count | 128 total macrocells across two logic blocks - enables medium-complexity glue logic, state machines, and protocol translators. |
| Propagation Delay (tPD) | 6.5 ns - guarantees deterministic timing for 167 MHz synchronous operation without fanout or expander penalties. |
| I/O Pins | 69 usable I/O pins in 84-pin PLCC - supports dense peripheral interfacing while retaining dedicated clock and input pins. |
| Supply Voltage | 5V VCC with 3.3V/5V I/O support via VCCO pins - allows direct interfacing to both legacy 5V TTL and modern 3.3V CMOS buses. |
| Reprogramming Interface | JTAG-compliant ISR™ - enables field firmware updates without PCB rework, preserving pinout and system timing across revisions. |
| PCI Compatibility | Fully compliant with PCI Local Bus specification electrical and timing requirements - validated for add-in card control logic. |
| Bus-Hold Capability | Programmable per I/O pin - eliminates need for external pull-up resistors and prevents floating inputs during tri-state transitions. |
Pinout & Package
Package: 84-pin Plastic Leaded Chip Carrier (PLCC), JEDEC MS-026AC, 29.31 mm × 29.31 mm body, 1.78 mm height, gull-wing leads, RoHS-compliant lead-free option available.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1–69, 71–84 | Configurable I/O | Bi-directional pins supporting input register, output latch, bus-hold, and slew-rate control - 69 usable I/Os in this density/package combination. |
| 70 | TDO (Test Data Out) | JTAG boundary-scan and ISR data output - serially shifts configuration data out during verification or debug. |
| 83 | TCK (Test Clock) | JTAG interface clock input - synchronizes TDI/TDO data transfer and internal scan operations at up to 25 MHz. |
| 82 | TMS (Test Mode Select) | JTAG state machine controller - selects instruction register or data register access during programming or test. |
| 81 | TDI (Test Data In) | JTAG configuration data input - receives bitstream for ISR reprogramming or boundary-scan test patterns. |
| 79 | VCCO | I/O power supply pin - sets output voltage level (3.3V or 5V) and determines I/O bus compatibility and 5V tolerance. |
| 78 | GND | Digital ground reference - decoupled locally to minimize noise coupling into logic block timing paths. |
| 77 | VCC | Core logic supply (5V only) - powers macrocell registers, product term array, and PIM; independent of VCCO. |
Key Features
| Feature | Design Value |
|---|---|
| Intelligent Product Term Allocator | Assigns 0–16 product terms per macrocell dynamically - enables efficient logic fitting without manual resource partitioning or performance penalty. |
| Four Synchronous Clock Inputs (CLK0–CLK3) | Each macrocell selectable per clock with polarity control - supports mixed-edge-triggered state machines and multi-clock domain synchronization. |
| Programmable Slew Rate Control | Per-output fast/slow edge selection - reduces EMI in FCC-sensitive applications or maximizes setup/hold margins in high-speed interfaces. |
| Dedicated Asynchronous Set/Reset Product Terms | Two globally distributed product terms with polarity control - implements OR-based reset logic without consuming macrocell resources. |
| Consistent Pinout Across Voltages & Densities | Same 84-pin PLCC footprint for CY37128 and CY37128V variants - enables voltage migration (5V ↔ 3.3V) without PCB redesign. |
Applications
| PCI Add-In Card Control Logic | Legacy ISA-to-PCI Bridge Glue |
|---|---|
|
Use Scenario: Implementing address decoding, interrupt arbitration, and configuration space mapping for x86 expansion cards. IC Role / Device Role / Timing Role: CPLD acting as primary interface controller between PCI bus signals and local ASIC/FPGA logic - handles setup/hold timing, parity generation, and BAR decoding. Use Value: JTAG ISR enables post-deployment BIOS update of decode logic without card replacement; 5V-tolerant I/O simplifies integration with legacy 5V PCI slots. |
Use Scenario: Translating ISA bus timing, addressing, and control signals to PCI-compatible handshaking for industrial control backplanes. IC Role / Device Role / Timing Role: Timing-critical bridge logic managing wait-state insertion, bus mastering arbitration, and I/O port mapping between mismatched protocols. Use Value: 6.5 ns tPD ensures sub-cycle latency for ISA read/write cycles; consistent PLCC-84 footprint allows drop-in replacement of older PAL/GAL devices. |
| FPGA Configuration Manager | Industrial Serial Protocol Translator |
|
Use Scenario: Storing and loading bitstreams for Xilinx Spartan or Altera Cyclone FPGAs during power-up or field update. IC Role / Device Role / Timing Role: Non-volatile configuration sequencer with CRC validation, fallback image selection, and JTAG passthrough to downstream FPGA. Use Value: 128 macrocells accommodate dual-image storage and SPI/I2C command parsing; bus-hold prevents configuration corruption during hot-swap events. |
Use Scenario: Converting RS-485 Modbus RTU frames to CANopen object dictionary access for PLC I/O modules. IC Role / Device Role / Timing Role: Protocol-aware state machine performing byte-level framing, CRC-16 calculation, and register-mapped memory translation. Use Value: Product term sharing reduces logic utilization for repeated CRC sub-expressions; 4 synchronous clocks enable independent UART/CAN timing domains. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar CPLD-based interface logic applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AMD XC95144XL-10TQ100C | 144 macrocells, 10 ns tPD, 3.3V-only supply, TQFP-100 package - higher density but incompatible pinout and voltage. | Requires PCB redesign and level-shifting for 5V systems; lacks 5V-tolerant I/O and JTAG ISR reprogrammability. | Select if migrating to 3.3V-only designs with higher logic density needs and no requirement for in-field reconfiguration. |
| Lattice ispMACH 4128V-10T100I | 128 macrocells, 10 ns tPD, 3.3V supply, 5V-tolerant I/O, TQFP-100 - same logic capacity but slower timing and different package. | Not pin-compatible with PLCC-84; requires adapter or layout change; JTAG ISR supported but with different boundary-scan implementation. | Choose for new 3.3V designs where TQFP-100 is preferred and 10 ns timing suffices; verify JTAG toolchain compatibility. |
Compared with CY37128P84-125JXI, the AMD XC95144XL offers more macrocells but sacrifices 5V operation and PLCC-84 compatibility, while the Lattice ispMACH 4128V matches macrocell count but trades 6.5 ns speed and mechanical fit for broader 3.3V ecosystem support.
Availability
CY37128P84-125JXI is available at Aetrix Electronics and suitable for PCI add-in card manufacturing, industrial bus bridge development, and FPGA configuration management requiring stable component supply, long-lifecycle availability, and legacy PLCC-84 footprint continuity.
Supply support for CY37128P84-125JXI includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Cypress Semiconductor (now part of Infineon Technologies) is a U.S.-based semiconductor company specializing in programmable logic, memory, and USB/USB-C solutions, founded in 1982 and headquartered in San Jose, California.
The Ultra37000 CPLD family was designed to deliver high-density, pinout-stable, in-system reprogrammable logic for industrial control, communications infrastructure, and PC peripheral applications - emphasizing timing predictability and JTAG-based field update capability.
FAQ
What voltage levels does CY37128P84-125JXI support on its I/O pins?
CY37128P84-125JXI operates from a 5V core supply (VCC) and supports configurable I/O voltage levels via VCCO pins. When VCCO = 5V, outputs meet 5V TTL specifications; when VCCO = 3.3V, outputs comply with 3.3V JEDEC CMOS levels and remain 5V-tolerant on inputs - enabling mixed-voltage system interfacing without level shifters.
Does CY37128P84-125JXI require external pull-up resistors on unused I/O pins?
No. CY37128P84-125JXI includes programmable bus-hold circuitry on every I/O pin, which acts as a weak latch to retain the last driven logic state during high-impedance conditions. This eliminates the need for external pull-up or pull-down resistors, reducing BOM cost and board space - especially beneficial during prototyping and in bus-interface applications.
Can CY37128P84-125JXI be reprogrammed in-system without removing it from the PCB?
Yes. CY37128P84-125JXI features Cypress's In-System Reprogrammable (ISR™) capability via IEEE 1149.1 JTAG interface (pins TDI, TDO, TCK, TMS). Configuration bitstreams can be updated in-circuit using standard JTAG programmers, and design changes preserve pinout and timing - critical for field firmware updates and engineering change orders.
Is the 84-pin PLCC package of CY37128P84-125JXI compatible with other Ultra37000 devices?
Yes. The Ultra37000 family maintains consistent pinouts across densities and voltage grades for identical packages. CY37128P84-125JXI shares the exact same 84-pin PLCC footprint and signal assignment with CY37064P84 and CY37128V-125P84, enabling hardware scalability and voltage migration (5V ↔ 3.3V) without PCB modification.
CY37128P84-125JXI Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Infineon Technologies
- Series:
- Ultra37000™
- Package/Case:
- 84-LCC (J-Lead)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Not Verified
- Programmable Type:
- In-System Reprogrammable™ (ISR™) CMOS
- Delay Time tpd(1) Max:
- 10 ns
- Voltage Supply - Internal:
- 4.5V ~ 5.5V
- Number of Logic Elements/Blocks:
- -
- Number of Macrocells:
- 128
- Number of Gates:
- -
- Number of I/O:
- 69
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 84-PLCC (29.31x29.31)
CY37128P84-125JXI FAQ
1.How can I place an order for CY37128P84-125JXI through Aetrix?
Please submit a Request for Quotation (RFQ) for CY37128P84-125JXI on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CY37128P84-125JXI reliable?
The price and inventory of CY37128P84-125JXI are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CY37128P84-125JXI is usually 5 days.
3.What payment methods are accepted for CY37128P84-125JXI?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CY37128P84-125JXI transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CY37128P84-125JXI?
CY37128P84-125JXI orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CY37128P84-125JXI order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CY37128P84-125JXI?
For technical support, including CY37128P84-125JXI datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CY37128P84-125JXI requirements.
6.How does Aetrix verify that CY37128P84-125JXI is sourced from the original manufacturer or authorized distributors?
All CY37128P84-125JXI products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CY37128P84-125JXI meets industry standards.
7.What is the process for return or replacement of CY37128P84-125JXI?
All CY37128P84-125JXI units undergo pre-shipment inspection (PSI). If there is an issue with CY37128P84-125JXI, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CY37128P84-125JXI part is unused and in its original packaging.
Return procedure for CY37128P84-125JXI:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CY37128P84-125JXI Tags
-
5M40ZE64C5N
Intel
-
ATF1502ASV-15AU44
Microchip Technology
-
5M80ZE64C5N
Intel
-
5M80ZT100C5N
Intel
-
ATF1502AS-10AU44
Microchip Technology
-
ATF1502AS-10JU44
Microchip Technology
-
5M80ZE64I5N
Intel
-
5M80ZT100I5N
Intel
-
LC4032V-75TN48C
Lattice Semiconductor Corporation
-
ATF1504ASV-15AU44
Microchip Technology
-
ATF1504AS-10JU44
Microchip Technology
-
5M160ZE64C5N
Intel
Tech Hub
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…
Hall effect sensor guide covering working principle, linear and digital sensors, Arduino circuits, current sensing, speed detection, automotive applications, A3144 examples, signal filtering and datash…
Product Change Notification guide for electronic components, covering PCN meaning, PCN vs PDN/EOL, common change types, risk levels, form-fit-function review, engineering validation, BOM control, LTB/L…
A practical guide to blend door actuators, covering HVAC function, symptoms, location, AC and heater issues, reset and calibration, replacement cost, electrical diagnosis, compatibility checks, and rep…
