Texas Instruments CY54FCT138TLMB
- Part No.:
- CY54FCT138TLMB
- Manufacturer:
- Texas Instruments
- Category:
- Signal Switches, Multiplexers, Decoders
- Package:
- 20-CLCC
- Datasheet:
-
CY54FCT138TLMB.pdf
- Description:
- 1-OF-8 DECODER 20-LCCC -55 TO 12
- Quantity:
- Payment:

- Shipping:

Inventory:1,317
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
CY54FCT138TLMB from Texas Instruments is a military-grade 1-of-8 active-low decoder IC with three binary address inputs (A0–A2), three enable inputs (E1, E2 low-active; E3 high-active), and eight mutually exclusive outputs (O0–O7). It delivers 32-mA sink / 12-mA source drive, operates from –55°C to +125°C, and supports partial-power-down via Ioff. It is used in aerospace data routing, avionics bus decoding, and high-reliability control logic expansion.
For engineers reviewing the CY54FCT138TLMB datasheet, CY54FCT138TLMB pinout, CY54FCT138TLMB application, or CY54FCT138TLMB equivalent, key selection factors include its LCCC-20 package, MIL-PRF-38535 compliance, 12 ns max propagation delay, Ioff-enabled power-down isolation, and compatibility with TTL-level inputs/outputs in harsh-environment systems.
Technical Context
The CY54FCT138TLMB implements combinational logic decoding with dual low-enable (E1, E2) and single high-enable (E3) control, enabling cascaded 1-of-32 expansion using four devices and one inverter. Its output structure is totem-pole with active-low assertion and no internal pull-ups.
It features edge-rate control circuitry for reduced switching noise, matched rise/fall times, and JESD22-certified ESD protection (2000-V HBM, 200-V MM, 1000-V CDM). The Ioff specification ensures outputs are high-impedance when VCC = 0 V, preventing backflow during partial power-down.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Logic Function | 1-of-8 decoder with active-low outputs and triple enable (E1/E2 low, E3 high) |
| Supply Voltage | 4.5 V to 5.5 V - compatible with standard 5-V TTL and CMOS systems |
| Propagation Delay | 12 ns max (A→O or E→O) - ensures timing predictability in synchronous control paths |
| Output Drive | 32 mA sink / 12 mA source - sufficient to directly drive multiple TTL loads or small LEDs |
| Operating Temperature | –55°C to +125°C - qualified for extended-range military and aerospace applications |
| Ioff Support | ±1 µA max at VCC = 0 V - enables safe hot-insertion and partial system power-down |
| Input Compatibility | Fully TTL-compatible VIH = 2 V min, VIL = 0.8 V max - interoperable with legacy 5-V logic families |
Pinout & Package
LCCC-20 (FK) ceramic leadless chip carrier package with 20 terminals, hermetically sealed, suitable for high-reliability and high-temperature environments. Pin 1 orientation marked by corner notch per MIL-STD-883.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| A0, A1, A2 | Binary address inputs | Select one of eight outputs; decoded as O0 = !(!E1·!E2·E3·!A0·!A1·!A2) |
| E1, E2 | Active-low enable inputs | Both must be low for decode operation; enables parallel expansion without external gating |
| E3 | Active-high enable input | Must be high to activate decoding; complements E1/E2 for flexible hierarchical enable schemes |
| O0–O7 | Active-low decoded outputs | Only one asserted low at a time when enabled; all high otherwise - no bus contention risk |
| VCC | Positive supply | Connected to 5-V rail; decoupling capacitor required near pin for noise suppression |
| GND | Ground reference | Common return path for all inputs, outputs, and internal logic - must be low-inductance |
Key Features
| Feature | Design Value |
|---|---|
| Edge-rate controlled outputs | Reduces simultaneous switching noise (SSN) and EMI in dense PCB layouts |
| Matched rise/fall times | Minimizes skew between decoded output transitions - critical for synchronous state machine timing |
| Ioff partial-power-down | Prevents reverse current flow when VCC is off, protecting powered subsystems during maintenance or fault isolation |
| TTL-input compatible thresholds | Accepts standard 5-V TTL logic levels without level-shifting - simplifies integration with legacy controllers |
| MIL-PRF-38535 qualification | Tested per military reliability standards including burn-in, temperature cycling, and lot acceptance testing |
Applications
| Aerospace Data Routing | Avionics Bus Decoding |
|---|---|
Use Scenario: Selecting discrete sensor channels in a flight control computer's analog multiplexer array. IC Role / Device Role / Timing Role: 1-of-8 decoder providing address-select signals to analog switches under microcontroller command. Use Value: Guaranteed 12 ns max delay and –55°C to +125°C operation ensure deterministic channel selection across environmental extremes. | Use Scenario: Enabling specific subsystems (e.g., navigation, comms, telemetry) on a shared MIL-STD-1553B data bus controller board. IC Role / Device Role / Timing Role: Hierarchical enable distributor decoding CPU address bits to assert subsystem chip-select lines. Use Value: Triple-enable architecture allows modular design with minimal glue logic; Ioff prevents backfeed during subsystem power cycling. |
| High-Reliability Control Logic | Rad-Hard System Expansion |
Use Scenario: Expanding a 4-bit microcontroller's I/O capability to drive 32 discrete solenoid drivers in a satellite actuator module. IC Role / Device Role / Timing Role: Cascaded decoder building 1-of-32 functionality using four CY54FCT138TLMB units and one inverter. Use Value: Matched propagation delays and TTL-compatible inputs eliminate timing margin uncertainty in multi-stage decode chains. | Use Scenario: Adding redundant decoder stages in radiation-tolerant FPGA configuration management circuits. IC Role / Device Role / Timing Role: Standby decoder unit held in Ioff state until primary fails; activated via external enable sequencing. Use Value: Ioff leakage < ±1 µA ensures zero standby current draw and no signal corruption during quiescent mode. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 1-of-8 decoder applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CY74FCT138TDMB | Same logic function, but commercial temp range (–40°C to +85°C); CDIP-16 package; 9 ns max tPD | Not qualified to MIL-PRF-38535; unsuitable for extended temperature or radiation-prone environments | Select only for cost-sensitive industrial designs where military spec is unnecessary |
| SN74F138N | F-family predecessor; 5.5 ns max tPD; no Ioff; 20 mA sink; same DIP-16 package | Lacks partial-power-down support and edge-rate control; lower noise immunity and no ESD certification | Use only in legacy systems requiring drop-in F-series replacement without Ioff or enhanced ESD |
Compared with CY74FCT138TDMB and SN74F138N, the CY54FCT138TLMB uniquely combines military temperature range, MIL-PRF-38535 qualification, Ioff, and edge-rate control - making it the sole choice for new aerospace and defense designs requiring guaranteed reliability under thermal stress and partial power-down.
Availability
CY54FCT138TLMB is available at Aetrix Electronics and suitable for aerospace data routing, avionics bus decoding, and high-reliability control logic expansion requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for CY54FCT138TLMB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and high-reliability logic solutions for industrial, automotive, and defense markets.
The CY54FCT series is designed for military and aerospace applications demanding extended temperature operation, radiation tolerance, and MIL-PRF-38535 qualification - delivering robust 5-V logic performance in mission-critical systems.
FAQ
What is the maximum propagation delay of the CY54FCT138TLMB?
The CY54FCT138TLMB has a maximum propagation delay of 12 ns for any input-to-output path (A→O or E→O) over its full operating temperature range of –55°C to +125°C. This value is specified under worst-case conditions (VCC = 4.5 V, TA = 125°C) and ensures timing predictability in high-speed control logic applications where deterministic decode latency is essential.
Does the CY54FCT138TLMB support partial-power-down operation?
Yes, the CY54FCT138TLMB supports partial-power-down operation via its Ioff feature. When VCC = 0 V, the outputs are disabled with leakage current limited to ±1 µA, preventing damaging current backflow into powered sections of the system. This capability is explicitly verified per MIL-PRF-38535 and is critical for hot-swap architectures and fault-isolated subsystems in aerospace platforms.
What package type is used for the CY54FCT138TLMB?
The CY54FCT138TLMB uses a 20-terminal LCCC (Leadless Chip Carrier) package designated FK, with hermetic ceramic construction. It is supplied in tubes of 55 units and is compliant with MIL-STD-883 for mechanical and environmental robustness - making it suitable for high-vibration, high-temperature, and vacuum environments typical in space and defense systems.
Is the CY54FCT138TLMB compatible with standard TTL logic levels?
Yes, the CY54FCT138TLMB is fully compatible with standard TTL input and output logic levels. Its VIH threshold is 2 V minimum and VIL is 0.8 V maximum, matching legacy TTL families. Output VOH is ≥2.4 V at –12 mA and VOL is ≤0.55 V at 32 mA, ensuring reliable interfacing with 5-V TTL, LS-TTL, and other FCT-series devices without level translation.
How many enable inputs does the CY54FCT138TLMB have, and what are their polarities?
The CY54FCT138TLMB has three enable inputs: E1 and E2 are active-low, and E3 is active-high. All three must be satisfied (E1 = L, E2 = L, E3 = H) for decoding to occur. This triple-enable architecture enables flexible hierarchical expansion - for example, cascading four CY54FCT138TLMB units with one inverter achieves 1-of-32 decoding with no additional logic gates.
CY54FCT138TLMB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- 54FCT
- Package/Case:
- 20-CLCC
- Packaging:
- Tube
- Product Status:
- Active
- Type:
- Decoder/Demultiplexer
- Circuit:
- 1 x 3:8
- Independent Circuits:
- 1
- Current - Output High, Low:
- 12mA, 32mA
- Voltage Supply Source:
- Single Supply
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-LCCC (8.89x8.89)
CY54FCT138TLMB FAQ
1.How can I place an order for CY54FCT138TLMB through Aetrix?
Please submit a Request for Quotation (RFQ) for CY54FCT138TLMB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for CY54FCT138TLMB reliable?
The price and inventory of CY54FCT138TLMB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for CY54FCT138TLMB is usually 5 days.
3.What payment methods are accepted for CY54FCT138TLMB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for CY54FCT138TLMB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for CY54FCT138TLMB?
CY54FCT138TLMB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your CY54FCT138TLMB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for CY54FCT138TLMB?
For technical support, including CY54FCT138TLMB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your CY54FCT138TLMB requirements.
6.How does Aetrix verify that CY54FCT138TLMB is sourced from the original manufacturer or authorized distributors?
All CY54FCT138TLMB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that CY54FCT138TLMB meets industry standards.
7.What is the process for return or replacement of CY54FCT138TLMB?
All CY54FCT138TLMB units undergo pre-shipment inspection (PSI). If there is an issue with CY54FCT138TLMB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The CY54FCT138TLMB part is unused and in its original packaging.
Return procedure for CY54FCT138TLMB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
CY54FCT138TLMB Tags
-
SN74HC138DR
Texas Instruments

-
TC7SB3157CFU,LF(CT
Toshiba Semiconductor and Storage

-
74CBTLV3257PW,118
Nexperia USA Inc.
-
SN74CBTLV3257PWR
Texas Instruments

-
74CBTLV3257GUX
Nexperia USA Inc.

-
74HC154BQ,118
Nexperia USA Inc.

-
P3S0200GMX
NXP USA Inc.

-
SN74CB3Q3245PWR
Texas Instruments
-
SN74CB3Q3257RGYR
Texas Instruments

-
TCA9543APWR
Texas Instruments
-
TCA9546APWR
Texas Instruments

-
SN74HC138N
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
