Renesas DA14695-00HQDEVKT-P
- Part No.:
- DA14695-00HQDEVKT-P
- Manufacturer:
- Renesas
- Category:
- RF, RFID, Wireless Evaluation Boards
- Package:
- Datasheet:
-
DA14695-00HQDEVKT-P.pdf
- Description:
- MULTI-CORE WIRELESS MCU FOR BLUE
- Quantity:
- Payment:

- Shipping:

Inventory:144
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DA14695-00HQDEVKT-P from Renesas Electronics is a multi-core Bluetooth 5.2 System-on-Chip integrating an Arm® Cortex®-M33 application processor (96 MHz, 144 dMIPS), dedicated sensor node controller (SNC), software-configurable Bluetooth LE MAC engine, +6 dBm radio transceiver (-97 dBm sensitivity), and integrated SIMO DC-DC + JEITA-compliant USB charger - designed for ultra-low-power wearable and battery-constrained edge devices like smartwatches and fitness trackers.
For engineers reviewing the DA14695-00HQDEVKT-P datasheet, DA14695-00HQDEVKT-P pinout, DA14695-00HQDEVKT-P application, or DA14695-00HQDEVKT-P equivalent, key selection considerations include its VFBGA86 package, dual ADC subsystem (10-bit SAR @ 3.4 Msps + 14-bit ΣΔ @ 1 ksps), on-the-fly QSPI decryption, hardware TRNG, and support for haptic/LED drivers in space-constrained rechargeable systems.
Technical Context
The DA14695-00HQDEVKT-P implements a heterogeneous multi-core architecture: the Cortex-M33 executes application firmware with 16 kB 4-way associative cache and FPU, while the autonomous Sensor Node Controller (SNC) handles sensor data acquisition without CPU wake-up. Its software-configurable CMAC engine offloads BLE protocol stack processing up to HCI layer, decoupling radio timing from application execution.
Power management is centralized via the System PMU, featuring a SIMO buck converter (2.4–4.75 V), four always-on power supply pins, hardware brownout detection, and a JEITA-compliant USB charger supporting Li-Po, Li-Ion, coin cell, NiMH, and alkaline batteries - enabling native battery charging and retention across deep sleep modes (Hibernation, Extended Sleep).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | Arm Cortex-M33 @ up to 96 MHz, 144 dMIPS, single-precision FPU, 8-region MPU |
| Radio Performance | +6 dBm TX output power, -97 dBm RX sensitivity, 103 dB link budget, single-wire antenna interface |
| Memory | 512 kB SRAM with retention, 128 kB ROM (boot + PKI), 4 kB OTP, 16 kB cache SRAM |
| Analog Peripherals | 8-channel 10-bit SAR ADC (3.4 Msps), 8-channel 14-bit ΣΔ ADC (1 ksps), TRNG, RTC (10 ms resolution) |
| Digital Interfaces | 55 GPIOs, 3× UART (1× ISO7816), 2× SPI+, 2× I²C (up to 3.4 MHz), PDM, I²S/PCM (8-ch), USB 1.1 FS |
| Power Management | SIMO DC-DC (2.4–4.75 V), 4x always-on LDO outputs, JEITA-compliant USB charger, programmable BOD thresholds |
| Security | AES-256, SHA-1/256/512, FIPS 140-2 TRNG, secure boot, OTP-based key storage, cryptographic acceleration |
Pinout & Package
VFBGA86 package: 6 mm × 6 mm, 0.55 mm pitch, 86-ball array. Pinout validated per Renesas R18DS0049EE0340 Rev. 3.4 Section 4.1 (pages 42–52). Ball count, pitch, and mechanical footprint are specific to DA14695-00HQDEVKT-P and distinct from VFBGA100 variant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDDIO_0 to VDDIO_3 | I/O Power Supply | Four independent 1.65–3.6 V rails; remain powered during deep sleep to retain GPIO state and drive external peripherals |
| P0_0 to P0_31, P1_0 to P1_22 | General Purpose I/O | 55 total GPIOs; configurable as UART/SPI/I²C/PWM/ADC inputs; support internal pull-up/down and Schmitt trigger |
| VBAT1 / VBAT2 | Main & Radio Power Inputs | VBAT1 powers digital core (1.65–3.6 V); VBAT2 powers RF block (1.65–3.6 V); separate domains enable optimized radio efficiency |
| XTAL32K_P / XTAL32K_N | 32 kHz Crystal Input | Dedicated low-power crystal oscillator input (±50 ppm); enables precise RTC and ultra-low-power sleep timing |
| USB_DP / USB_DM | USB 1.1 Full-Speed Interface | Differential D+/D− pins with integrated PHY; supports device mode only; enables firmware updates and native battery charging |
Key Features
| Feature | Design Value |
|---|---|
| Autonomous Sensor Node Controller (SNC) | uCode-executing coprocessor that acquires and pre-processes sensor data (e.g., accelerometer, temperature) without waking Cortex-M33 - reducing active current by >90% in periodic sensing |
| Decrypt-on-the-fly QSPI Interface | Hardware-accelerated AES decryption of external flash contents during code fetch - eliminates software overhead and memory footprint for secure boot and OTA updates |
| Configurable BLE MAC Engine (CMAC) | Software-defined protocol engine handling BLE Link Layer (LL) and Host Controller Interface (HCI) - enables custom PHY extensions and real-time packet filtering without CPU intervention |
| Integrated JEITA-Compliant USB Charger | On-die charger supporting Li-Po/Li-Ion with programmable voltage/current curves, thermal regulation, and contact detection - removes need for external charge IC in compact wearables |
| Haptic & LED Driver Integration | Dedicated LRA/ERM motor driver and two matched white LED drivers - enables tactile feedback and display backlight control using shared power rails and timing resources |
Applications
| Fitness Trackers | Sport Watches |
|---|---|
Use Scenario: Continuous heart-rate monitoring, motion tracking, and BLE sync to smartphone during multi-day battery operation. IC Role / Device Role / Timing Role: Primary SoC managing sensor fusion (accelerometer, optical HR), BLE advertising/connection, and ultra-low-power scheduling via SNC and RTC. Use Value: Achieves <1.2 µA hibernation current and 3.4 Msps ADC sampling - enabling 7+ day runtime on 100 mAh coin cell without compromising signal fidelity. |
Use Scenario: Multi-sport mode switching, GPS-assisted activity logging, and always-on display with touch or button wake-up. IC Role / Device Role / Timing Role: Dual-role controller: Cortex-M33 runs UI and sensor algorithms; SNC autonomously manages button debouncing, haptic alerts, and ambient light sampling. Use Value: Integrated SIMO DC-DC and four always-on LDOs power display, haptics, and sensors independently - eliminating external PMIC and reducing BOM count by 3+ components. |
| Rechargeable Keyboards | Voice-Controlled Remote Controls |
Use Scenario: Wireless mechanical keyboard with RGB backlighting, USB-C charging, and multi-device BLE pairing. IC Role / Device Role / Timing Role: Central connectivity hub: handles HID report generation, QSPI flash storage for firmware profiles, and USB-C PD negotiation via charger detection logic. Use Value: On-chip USB 1.1 FS + JEITA charger supports 5 V input and battery charging simultaneously - enabling true "use while charging" without thermal throttling or external charge management. |
Use Scenario: Low-latency voice command transmission to TV or streaming box using BLE Audio or proprietary audio streaming. IC Role / Device Role / Timing Role: Real-time audio front-end: PDM microphone interface with hardware sample rate conversion, I²S output to codec, and ultra-fast wake-up (<100 µs) from hibernation for voice trigger response. Use Value: Dedicated PDM interface and 10 ms RTC resolution enable sub-200 ms end-to-end voice latency - meeting strict responsiveness requirements for consumer IR replacement remotes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar Bluetooth 5.2 SoC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| nRF52840-QIAA | Single-core Arm Cortex-M4F (64 MHz), no integrated charger or SNC; requires external DC-DC and battery management ICs | Lacks native USB charging and autonomous sensor processing - increases system-level component count and power domain complexity | Choose when prioritizing mature Nordic SDK ecosystem and higher peak CPU throughput over integrated PMU and ultra-low-power autonomy |
| CC2642R1F | Arm Cortex-M4F (48 MHz), integrated RF but no on-die charger or SNC; supports Sub-1 GHz + BLE dual-band | No hardware TRNG or JEITA compliance; limited analog peripheral set (no ΣΔ ADC, no haptic driver) | Prefer for industrial sensor nodes requiring long-range Sub-1 GHz coexistence, where USB charging and advanced haptics are not required |
Compared with nRF52840-QIAA and CC2642R1F, the DA14695-00HQDEVKT-P uniquely integrates a sensor node controller, JEITA-compliant USB charger, and dual high-speed/precision ADCs - delivering lowest component count and deepest sleep current for compact, rechargeable wearables.
Availability
DA14695-00HQDEVKT-P is available at Aetrix Electronics and suitable for fitness trackers, sport watches, and rechargeable keyboards requiring stable component supply, full lifecycle support, and traceable sourcing for production ramp.
Supply support for DA14695-00HQDEVKT-P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering microcontrollers, SoCs, power management, and analog solutions for automotive, industrial, and IoT markets.
The DA1469x product line was engineered specifically for ultra-low-power, battery-operated edge devices - combining multi-core processing, Bluetooth 5.2 connectivity, and system-level power management in a single die to minimize PCB area and BOM cost.
FAQ
What is the package type and ball pitch of the DA14695-00HQDEVKT-P?
The DA14695-00HQDEVKT-P uses a VFBGA86 package measuring 6 mm × 6 mm with a 0.55 mm ball pitch. This compact footprint is optimized for space-constrained wearables and supports fine-pitch PCB assembly. The DA14695-00HQDEVKT-P is mechanically and electrically distinct from the VFBGA100 variant, and pin compatibility between the two packages is not supported.
Does the DA14695-00HQDEVKT-P support secure boot and cryptographic operations?
Yes, the DA14695-00HQDEVKT-P includes a dedicated application cryptographic engine supporting AES-256, SHA-1/256/512, and a FIPS 140-2-compliant True Random Number Generator (TRNG). Secure boot is enforced via ROM-based PKI routines that authenticate Flash images using keys stored in OTP memory - ensuring firmware integrity from power-on reset.
Can the DA14695-00HQDEVKT-P operate directly from a USB-C port for both power and charging?
Yes, the DA14695-00HQDEVKT-P integrates a JEITA-compliant hardware USB charger capable of accepting 5 V input and charging Li-Po/Li-Ion batteries up to 4.2 V with programmable current/voltage curves. It performs contact detection, primary/secondary charger identification, and thermal regulation - enabling direct USB-C connection without external charge ICs.
What is the role of the Sensor Node Controller (SNC) in the DA14695-00HQDEVKT-P?
The Sensor Node Controller (SNC) in the DA14695-00HQDEVKT-P is a programmable uCode-based coprocessor that autonomously handles sensor data acquisition, filtering, and threshold-triggered actions - all without waking the Cortex-M33 core. This reduces average system current by up to 95% during periodic sensing tasks such as step counting or ambient light monitoring.
How does the DA14695-00HQDEVKT-P achieve ultra-low-power hibernation?
The DA14695-00HQDEVKT-P achieves sub-1.5 µA hibernation current by powering down the Cortex-M33, cache, and most peripherals while retaining SRAM content and RTC operation. Its System PMU maintains four independent I/O power rails (VDDIO_0–3) in hibernation, allowing external sensors or buttons to wake the device - a capability confirmed in Renesas R18DS0049EE0340 Section 6.4.
DA14695-00HQDEVKT-P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Packaging:
- Box
- Product Status:
- Active
- Type:
- Transceiver; Bluetooth® 5.x (BLE)
- Frequency:
- 2.4GHz
- Contents:
- Board(s), Cable(s)
- Utilized IC / Part:
- DA14695
DA14695-00HQDEVKT-P FAQ
1.How can I place an order for DA14695-00HQDEVKT-P through Aetrix?
Please submit a Request for Quotation (RFQ) for DA14695-00HQDEVKT-P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DA14695-00HQDEVKT-P reliable?
The price and inventory of DA14695-00HQDEVKT-P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DA14695-00HQDEVKT-P is usually 5 days.
3.What payment methods are accepted for DA14695-00HQDEVKT-P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DA14695-00HQDEVKT-P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DA14695-00HQDEVKT-P?
DA14695-00HQDEVKT-P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DA14695-00HQDEVKT-P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DA14695-00HQDEVKT-P?
For technical support, including DA14695-00HQDEVKT-P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DA14695-00HQDEVKT-P requirements.
6.How does Aetrix verify that DA14695-00HQDEVKT-P is sourced from the original manufacturer or authorized distributors?
All DA14695-00HQDEVKT-P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DA14695-00HQDEVKT-P meets industry standards.
7.What is the process for return or replacement of DA14695-00HQDEVKT-P?
All DA14695-00HQDEVKT-P units undergo pre-shipment inspection (PSI). If there is an issue with DA14695-00HQDEVKT-P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DA14695-00HQDEVKT-P part is unused and in its original packaging.
Return procedure for DA14695-00HQDEVKT-P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DA14695-00HQDEVKT-P Tags

-
113991054
Seeed Technology Co., Ltd

-
SC0918
Raspberry Pi

-
113991114
Seeed Technology Co., Ltd

-
ESP32-C6-DEVKITM-1-N4
Espressif Systems

-
ESP32-DEVKITM-1
Espressif Systems

-
C008
M5Stack Technology Co., Ltd.

-
ESP32-C3-DEVKITC-02
Espressif Systems

-
ESP32-C6-DEVKITC-1-N8
Espressif Systems

-
DFR0478
DFRobot

-
102010448
Seeed Technology Co., Ltd

-
ESP32-DEVKITC-32E
Espressif Systems

-
ESP32-DEVKITC-32UE
Espressif Systems
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

