Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Special Purpose Regulators

Renesas DA9130-09RT1

Name: DA9130-09RT1
Brand: Renesas
SKU: DA9130-09RT1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DA9130-09RT1

Manufacturer:: Renesas

Category:: Special Purpose Regulators

Package:: 24-PowerUFQFN

Datasheet:: DA9130-09RT1.pdf

Description:: DUAL PHASE 10A DC-DC CONVENTER,

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,900

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DA9130-09RT1 from Renesas Electronics is a high-performance, dual-phase synchronous buck DC-DC converter PMIC delivering up to 10 A output current across a 0.3 V–1.9 V programmable output voltage range, with 4 MHz switching frequency and ±1 % static output voltage accuracy. It integrates power FETs, supports remote sensing, and targets CPU/GPU/DDR rail regulation in SIPP modules and portable SoC systems.

For engineers reviewing the DA9130-09RT1 datasheet, DA9130-09RT1 pinout, DA9130-09RT1 application, or DA9130-09RT1 equivalent, key selection criteria include dual-phase current capability (5 A per phase), I²C-compatible FM+ interface for dynamic voltage control, wettable-flank 24-pin FCQFN package (3.3 mm × 4.8 mm), and integrated thermal/overcurrent protection without external sensing components.

Technical Context

The DA9130-09RT1 implements a single-channel, dual-phase buck architecture with cycle-by-cycle current limiting and automatic phase shedding (1-phase ↔ 2-phase transition at 1.7 A / 2.25 A thresholds). Its integrated high-side PMOS (17–37 mΩ) and low-side NMOS (6–16 mΩ) switches eliminate external FETs, while remote sensing on FB1P/FB1N and FB2P/FB2N ensures ±1 % static output accuracy under varying PCB routing conditions.

Operation is managed via an I²C-compatible FM+ interface supporting register-based DVC, soft-start configuration, GPIO remapping, and real-time supervision of voltage, current, and temperature. The device operates across –40 °C to +105 °C ambient and includes dedicated thermal shutdown (T_CRIT) and warning (T_WARN) registers with configurable hysteresis.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	2.8 V to 5.5 V - compatible with single-cell Li-ion, USB PD, and multi-rail intermediate bus architectures.
Output Voltage Range	0.3 V to 1.9 V in 10 mV steps - enables precise core voltage scaling for modern CPUs, GPUs, and DDR interfaces.
Max Output Current	10 A total (5 A per phase) - supports high-current SoC rails without external current-sharing circuitry.
Switching Frequency	4 MHz nominal - allows use of ultra-small 220 nH inductors and reduces output capacitor count (20 µF total).
Output Accuracy	±1 % (static, V_OUT ≥ 1 V) - ensures stable operation of sub-1 V logic domains with tight regulation margins.
Protection Features	Integrated over-temperature (T_WARN/T_CRIT), over-current (cycle-by-cycle), and power-good monitoring - eliminates need for discrete fault-detection ICs.
Interface	I²C-compatible FM+ (up to 1 MHz) - enables dynamic voltage scaling, real-time telemetry, and multi-device address configuration via CONF pin.

Pinout & Package

DA9130-09RT1 is housed in a 24-pin FCQFN package with wettable flanks (3.3 mm × 4.8 mm, 0.5 mm pitch), optimized for automated optical inspection and thermal performance in space-constrained portable designs.

Pin/Terminal	Circuit Role	Design Meaning
PVDD1, PVDD2 (Pins 1–2, 15–16)	Power supply inputs	High-current input rails for Phase 1 and Phase 2; each rated for 5 A continuous, enabling independent decoupling.
LX1, LX2 (Pins 23–24, 17–18)	Switch-node outputs	Direct connection points to external inductors; low-inductance layout critical for EMI and efficiency.
FB1P/FB1N, FB2P/FB2N (Pins 4–5, 12–13)	Differential remote sense inputs	Enable Kelvin sensing for ±1 % accuracy; tolerate PCB trace impedance mismatch between load and regulator.
SCL/GPIO3, SDA/GPIO4 (Pins 3, 6)	Bi-directional I²C interface	Supports FM+ speed (1 MHz); configurable as GPIO when I²C not used - simplifies system-level signal routing.
CONF/GPIO0 (Pin 10)	Configuration input	Defines I²C slave address during power-up; enables up to 4 unique DA9130-09RT1 instances on same bus.
PGND (Pins 19–22)	Power ground return	Multiple low-impedance ground pads minimize voltage drop and improve thermal dissipation across PCB copper planes.

Key Features

Feature	Design Value
Dual-phase buck with auto phase shedding	Reduces light-load quiescent current (164 µA in PFM) while maintaining 10 A peak capability - extends battery life without sacrificing transient response.
Fully integrated power FETs	Eliminates 4 external MOSFETs and associated gate drivers; reduces BoM count, layout area, and thermal complexity.
Programmable soft-start	Configurable ramp rate prevents input inrush and avoids brown-out during system power-up - critical for multi-rail sequencing.
Dynamic voltage control (DVC)	Enables real-time V_OUT adjustment via I²C or GPIO pin - synchronizes supply voltage with processor DVFS states for optimal power savings.
Wettable-flank FCQFN package	Ensures reliable solder joint inspection and thermal transfer to PCB; meets IPC-A-610 Class 3 requirements for portable electronics.

Applications

Mobile SoC Power Delivery	SIPP Module Regulation
Use Scenario: Powering ARM-based application processors (e.g., Cortex-A78/A715) in smartphones and tablets requiring adaptive core voltage scaling. IC Role / Device Role / Timing Role: Primary buck regulator supplying CPU/GPU VDD rails with DVC-driven voltage transitions synchronized to workload changes. Use Value: Achieves >85 % efficiency at 5–10 A loads while maintaining ±1 % output accuracy - directly enabling higher sustained clock frequencies and lower thermal throttling.	Use Scenario: Regulating tightly coupled SoC + DRAM power domains within single-in-line pin package (SIPP) modules for edge AI accelerators. IC Role / Device Role / Timing Role: Dual-phase controller delivering 1.1 V DDR and 0.85 V CPU rails simultaneously with shared thermal management and coordinated sequencing. Use Value: Reduces total solution area to 218 mm² using 220 nH inductors and 20 µF output capacitance - fits within strict SIPP height and footprint constraints.
Industrial Portable HMI	Wireless Baseband Processing
Use Scenario: Powering ARM Cortex-R or RISC-V real-time controllers in handheld HMIs operating across –40 °C to +105 °C ambient. IC Role / Device Role / Timing Role: High-reliability PMIC with integrated OCP/OTP protection and remote sensing - maintains rail stability despite long PCB traces and variable thermal loading. Use Value: Eliminates need for external current-sense resistors and thermal sensors - improves MTBF and simplifies qualification for industrial temperature grade.	Use Scenario: Supplying RF transceiver baseband processors (e.g., LTE/5G modems) requiring fast load transient response and low-noise output. IC Role / Device Role / Timing Role: Dual-phase buck with 4 MHz switching and <45 mV load transient deviation (2.5 A → 7.5 A step) - minimizes voltage droop during burst transmission. Use Value: Enables clean power delivery without additional LC filtering - preserves signal integrity in sensitive analog/RF sections adjacent to digital processing cores.

Mobile SoC Power Delivery

SIPP Module Regulation

Use Scenario: Powering ARM-based application processors (e.g., Cortex-A78/A715) in smartphones and tablets requiring adaptive core voltage scaling.

IC Role / Device Role / Timing Role: Primary buck regulator supplying CPU/GPU VDD rails with DVC-driven voltage transitions synchronized to workload changes.

Use Value: Achieves >85 % efficiency at 5–10 A loads while maintaining ±1 % output accuracy - directly enabling higher sustained clock frequencies and lower thermal throttling.

Use Scenario: Regulating tightly coupled SoC + DRAM power domains within single-in-line pin package (SIPP) modules for edge AI accelerators.

IC Role / Device Role / Timing Role: Dual-phase controller delivering 1.1 V DDR and 0.85 V CPU rails simultaneously with shared thermal management and coordinated sequencing.

Use Value: Reduces total solution area to 218 mm² using 220 nH inductors and 20 µF output capacitance - fits within strict SIPP height and footprint constraints.

Industrial Portable HMI

Wireless Baseband Processing

Use Scenario: Powering ARM Cortex-R or RISC-V real-time controllers in handheld HMIs operating across –40 °C to +105 °C ambient.

IC Role / Device Role / Timing Role: High-reliability PMIC with integrated OCP/OTP protection and remote sensing - maintains rail stability despite long PCB traces and variable thermal loading.

Use Value: Eliminates need for external current-sense resistors and thermal sensors - improves MTBF and simplifies qualification for industrial temperature grade.

Use Scenario: Supplying RF transceiver baseband processors (e.g., LTE/5G modems) requiring fast load transient response and low-noise output.

IC Role / Device Role / Timing Role: Dual-phase buck with 4 MHz switching and <45 mV load transient deviation (2.5 A → 7.5 A step) - minimizes voltage droop during burst transmission.

Use Value: Enables clean power delivery without additional LC filtering - preserves signal integrity in sensitive analog/RF sections adjacent to digital processing cores.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-phase buck converter applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MP2174GQ-Z	4.5–18 V input; 0.6–5.5 V output; 8 A max; no integrated remote sensing; 2.2 MHz switching.	Targets higher-input industrial systems; lacks DVC and GPIO configurability; requires external current-sense resistor.	Choose when input exceeds 5.5 V or when cost-sensitive designs prioritize simpler register map over precision sensing.
TPS62933RGER	3–18 V input; 0.4–5.5 V output; 12 A max; 1.8 MHz switching; no phase shedding; separate enable pins per phase.	Optimized for wide-input automotive infotainment; lacks I²C interface and integrated thermal warning registers.	Prefer when fixed-frequency operation and higher input voltage tolerance outweigh need for dynamic voltage scaling and compact 4 MHz solution size.

Compared with MP2174GQ-Z and TPS62933RGER, DA9130-09RT1 uniquely combines 4 MHz operation, integrated remote sensing, I²C-based DVC, and wettable-flank packaging - making it the only option among the three qualified for space-constrained, battery-powered mobile SoC applications requiring sub-1 % voltage accuracy and adaptive power management.

Availability

DA9130-09RT1 is available at Aetrix Electronics and suitable for mobile SoC power delivery, SIPP module regulation, and industrial portable HMI applications requiring stable component supply, full lifecycle support, and traceable sourcing from Renesas Electronics.

Supply support for DA9130-09RT1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog power devices, and SoC solutions for automotive, industrial, and consumer markets.

The DA9130-09RT1 belongs to Renesas' DA91xx family of high-efficiency, fully integrated PMICs designed specifically for advanced mobile and portable applications demanding high-current, low-voltage regulation with minimal board area and thermal overhead.

FAQ

What is the maximum output current supported by the DA9130-09RT1?

The DA9130-09RT1 delivers up to 10 A total output current in dual-phase mode, with 5 A per phase. This rating is validated across the full operating temperature range (–40 °C to +105 °C ambient) and input voltage range (2.8 V to 5.5 V), assuming proper thermal design using its 24-pin FCQFN wettable-flank package. Peak currents beyond 10 A are not supported due to internal current-limit thresholds and thermal derating curves specified in the datasheet.

Does the DA9130-09RT1 support dynamic voltage scaling (DVS) for CPU cores?

Yes, the DA9130-09RT1 supports dynamic voltage control (DVC) via its I²C-compatible FM+ interface or dedicated GPIO pin, enabling real-time adjustment of the output voltage in 10 mV steps. This feature is explicitly designed for CPU/GPU DVFS synchronization - allowing the DA9130-09RT1 to reduce V_OUT during low-load states and increase it during performance bursts, directly improving system-level power efficiency.

What package type and dimensions does the DA9130-09RT1 use?

The DA9130-09RT1 uses a 24-pin FCQFN package with wettable flanks, measuring 3.3 mm × 4.8 mm with 0.5 mm pitch. This package is optimized for automated optical inspection (AOI), thermal performance, and space-constrained portable designs. Its exposed thermal pad and multiple PGND pins ensure low thermal resistance (θ_JA = 21.21 °C/W) and robust power delivery in high-density layouts.

Can the DA9130-09RT1 operate without an external I²C host controller?

Yes, the DA9130-09RT1 can operate in standalone mode using pin-strapped configuration. The CONF pin sets the I²C address at power-up, and GPIO pins (e.g., GPIO0–GPIO2) can be configured as DVC inputs or power-good indicators without requiring active I²C communication. However, full functionality - including dynamic voltage control, telemetry readback, and fault logging - requires I²C interface activation.

How does the DA9130-09RT1 handle over-temperature conditions?

The DA9130-09RT1 includes two integrated thermal thresholds: TJ_WARN (warning) and TJ_CRIT (critical shutdown). When junction temperature exceeds TJ_WARN, the device asserts an interrupt and logs the event; if TJ_CRIT is reached, it immediately disables both phases and holds shutdown until reset. These thresholds are factory-programmed and accessible via I²C registers (SYS_STATUS_2 and SYS_EVENT_2), eliminating need for external thermal sensors.

DA9130-09RT1 Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: -

Package/Case:: 24-PowerUFQFN

Packaging:: Tray

Product Status:: Active

Applications:: Converter, CPU

Voltage - Input:: 2.5V ~ 5.5V

Number of Outputs:: 1

Voltage - Output:: 0.3V ~ 1.9V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount, Wettable Flank

Supplier Device Package:: 24-FCQFN (3.3x4.8)

DA9130-09RT1 FAQ

1.How can I place an order for DA9130-09RT1 through Aetrix?

Please submit a Request for Quotation (RFQ) for DA9130-09RT1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DA9130-09RT1 reliable?

The price and inventory of DA9130-09RT1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DA9130-09RT1 is usually 5 days.

3.What payment methods are accepted for DA9130-09RT1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DA9130-09RT1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DA9130-09RT1?

DA9130-09RT1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DA9130-09RT1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DA9130-09RT1?

For technical support, including DA9130-09RT1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DA9130-09RT1 requirements.

6.How does Aetrix verify that DA9130-09RT1 is sourced from the original manufacturer or authorized distributors?

All DA9130-09RT1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DA9130-09RT1 meets industry standards.

7.What is the process for return or replacement of DA9130-09RT1?

All DA9130-09RT1 units undergo pre-shipment inspection (PSI). If there is an issue with DA9130-09RT1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DA9130-09RT1 part is unused and in its original packaging.

Return procedure for DA9130-09RT1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…