My Inquiry
My Account
Renesas DA9130-09RT2
- Part No.:
- DA9130-09RT2
- Manufacturer:
- Renesas
- Category:
- Special Purpose Regulators
- Package:
- 24-PowerUFQFN
- Datasheet:
-
DA9130-09RT2.pdf
- Description:
- DUAL PHASE 10A DC-DC CONVENTER,
- Quantity:
- Payment:
- Shipping:
Inventory:3,123
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DA9130-09RT2 from Renesas Electronics is a high-performance, dual-phase synchronous buck DC-DC converter PMIC delivering up to 10 A output current at 0.3 V–1.9 V with ±1 % static output voltage accuracy, 4 MHz switching frequency, and integrated power FETs - designed for CPU/GPU/DDR rail regulation in mobile SoC and SIPP modules.
For engineers reviewing the DA9130-09RT2 datasheet, DA9130-09RT2 pinout, DA9130-09RT2 application, or DA9130-09RT2 equivalent, key selection considerations include its dual-phase 10 A capability, I²C-compatible FM+ interface for dynamic voltage control (DVC), remote sensing for precision regulation, and AEC-Q100 Grade 2 qualification readiness in automotive variants.
Technical Context
The DA9130-09RT2 operates as a single-output, dual-phase buck converter with automatic phase shedding (1-phase ↔ 2-phase) triggered at 1.7 A / 2.25 A load thresholds. It integrates high-side and low-side MOSFETs (RON_PMOS = 17–37 mΩ, RON_NMOS = 6–16 mΩ) and supports programmable soft-start, thermal shutdown, and cycle-by-cycle overcurrent protection.
Its I²C-compatible FM+ interface enables register-based DVC, GPIO configuration, and real-time supervision of voltage, current, and temperature. Remote sensing on FB1P/FB1N and FB2P/FB2N ensures ±1 % accuracy across PCB trace variations, while the 24-pin FCQFN (3.3 mm × 4.8 mm) package with wettable flanks supports automated optical inspection and high-density layout.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage | 2.8 V to 5.5 V - compatible with single-cell Li-ion, USB PD, and intermediate bus rails. |
| Output Voltage | 0.3 V to 1.9 V in 10 mV steps - supports modern low-voltage SoC cores and DDR interfaces. |
| Max Output Current | 10 A continuous - delivered via dual-phase operation with per-phase 5 A capability and automatic shedding. |
| Switching Frequency | 4 MHz nominal - enables use of ultra-small 220 nH inductors and reduces output capacitor count. |
| Output Accuracy | ±1 % (static, VOUT ≥ 1 V) - achieved via remote sensing and integrated feedback amplifiers. |
| Protection Features | Integrated over-temperature, over-current, and power-good monitoring - no external sensors required. |
| Interface | I²C-compatible FM+ (1 MHz max) - supports multi-device addressing via CONF/GPIO0 pin configuration. |
| Operating Temp | −40 °C to +105 °C ambient - qualified for industrial and consumer portable applications. |
Pinout & Package
DA9130-09RT2 uses a 24-pin FCQFN package (3.3 mm × 4.8 mm, wettable flanks), optimized for thermal performance and automated assembly. Pin assignments are validated per Renesas datasheet R16DO0058EJ0301 Rev.03.01, Figure 4 and Table 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVDD1, PVDD2 (Pins 1–2, 15–16) | Power supply input | Dual high-current inputs (5 A each) for independent phase power routing and reduced IR drop. |
| LX1, LX2 (Pins 23–24, 17–18) | Switch node outputs | High-frequency buck switching nodes driving external 220 nH inductors per phase. |
| FB1P/FB1N, FB2P/FB2N (Pins 4–5, 12–13) | Differential remote sense inputs | Enable Kelvin connection to load for ±1 % regulation accuracy despite PCB trace resistance. |
| SCL/GPIO3, SDA/GPIO4 (Pins 3, 6) | I²C interface / configurable GPIO | FM+ I²C bus pins supporting 1 MHz operation; also usable as general-purpose digital I/O. |
| CONF/GPIO0 (Pin 10) | Configuration input | Hardware-selectable I²C slave address (4 options) - eliminates address conflicts in multi-PMIC systems. |
| IC_EN (Pin 7) | Chip enable input | Active-high enable controlling full device power-up sequence and soft-start initiation. |
| PGND (Pins 19–22) | Power ground return | Low-inductance ground path for high di/dt switching currents; separate from AGND for noise isolation. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-phase architecture | Enables 10 A output with 4 MHz switching, reducing inductor size to 220 nH and minimizing solution footprint to 218 mm². |
| Fully integrated FETs | Eliminates need for external high-side/low-side MOSFETs or Schottky diodes - simplifies BOM and layout. |
| Remote sensing (FB1P/FB1N, FB2P/FB2N) | Maintains ±1 % output accuracy across varying PCB trace lengths and copper weights without calibration. |
| Dynamic voltage control (DVC) | Adaptively lowers output voltage during CPU/GPU idle states via I²C or dedicated GPIO, cutting system power by >20 %. |
| Configurable GPIOs | Four GPIOs (GPIO0–GPIO4) support I²C address selection, power-good indication, interrupt signaling, and DVC trigger inputs. |
| Thermal & current protection | Integrated junction temperature monitoring and cycle-by-cycle current limiting prevent damage under overload or hot-swap conditions. |
Applications
| Mobile SoC Power Delivery | SIPP Module Regulation |
|---|---|
|
Use Scenario: Powering ARM-based application processors (e.g., Cortex-A7x clusters) in smartphones and tablets requiring fast transient response and adaptive voltage scaling. IC Role / Device Role / Timing Role: Primary core rail regulator with DVC-driven voltage transitions synchronized to CPU P-states. Use Value: Delivers 10 A peak current with <±1 % accuracy and 45 mV load transient deviation (2.5 A → 7.5 A), enabling aggressive DVFS for battery life extension. |
Use Scenario: Supplying tightly regulated 0.85 V/1.1 V rails to stacked DRAM and logic dies inside single-in-line pin package (SIPP) modules. IC Role / Device Role / Timing Role: Dual-phase buck converter providing low-noise, high-current power with remote sensing for die-to-die voltage integrity. Use Value: Achieves 218 mm² total solution area using 220 nH inductors and 20 µF ceramic capacitors - critical for space-constrained SIPP integration. |
| Industrial Edge AI Accelerators | Automotive Infotainment SoCs |
|
Use Scenario: Powering FPGA-based edge inference engines in factory automation gateways operating at −40 °C to +105 °C ambient. IC Role / Device Role / Timing Role: High-efficiency, thermally robust DC-DC stage with integrated OCP/OTP protecting against field-induced faults. Use Value: Maintains >85 % efficiency from 5 % to 80 % load (3.6 VIN/1 VOUT) and derates gracefully above 105 °C ambient per JEDEC-compliant thermal model. |
Use Scenario: Regulating GPU and DDR rails in AEC-Q100 Grade 2–qualified infotainment head units with CAN/FlexRay coexistence. IC Role / Device Role / Timing Role: Automotive-grade PMIC variant (DA9130-A) supporting ASIL-B functional safety requirements via fault reporting and watchdog timers. Use Value: Provides I²C-configurable power-good thresholds and interrupt-driven fault logging - essential for ISO 26262 diagnostic coverage. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-phase buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP8859GQ-Z (Monolithic Power) | Single-phase 12 A vs. DA9130-09RT2's dual-phase 10 A; 2.5 MHz max switching; no remote sensing; requires external FET drivers. | Targeted at cost-sensitive consumer power rails where 4 MHz switching and Kelvin sensing are not required. | Select MP8859GQ-Z only when board space allows larger inductors and system-level accuracy tolerance exceeds ±2 %. |
| TPS6521905RGER (Texas Instruments) | Triple-output PMIC with 6 A buck + dual LDOs; 2.2 MHz switching; I²C + hardware enable; no phase shedding or DVC register control. | Designed for multi-rail SoC platforms needing integrated LDOs and sequencing - not a direct single-output replacement. | Choose TPS6521905RGER when managing multiple voltage domains (e.g., core, I/O, analog) with shared sequencing logic is mandatory. |
Compared with MP8859GQ-Z and TPS6521905RGER, DA9130-09RT2 uniquely combines dual-phase 10 A delivery, 4 MHz operation, remote sensing, and register-based DVC in a single-channel architecture - making it optimal for high-efficiency, space-constrained SoC core rails demanding adaptive voltage control.
Availability
DA9130-09RT2 is available at Aetrix Electronics and suitable for mobile SoC power delivery, SIPP module regulation, and industrial edge AI accelerator applications requiring stable component supply, long-term lifecycle support, and automotive-qualified variants.
Supply support for DA9130-09RT2 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog power management, and embedded solutions for automotive, industrial, and IoT markets.
The DA9130-09RT2 belongs to Renesas' DA91xx high-current PMIC family, engineered specifically for efficient, compact, and intelligent power delivery to advanced mobile and portable SoCs with dynamic voltage scaling requirements.
FAQ
What is the maximum output current capability of the DA9130-09RT2?
The DA9130-09RT2 delivers up to 10 A continuous output current using dual-phase operation, with each phase rated for 5 A. Peak current capability supports short-duration transients beyond 10 A, as confirmed in Table 8 of the R16DO0058EJ0301 datasheet under IMAX specifications. This rating holds across the full −40 °C to +105 °C ambient range with appropriate thermal design.
Does the DA9130-09RT2 support remote voltage sensing?
Yes, the DA9130-09RT2 supports true differential remote sensing via dedicated FB1P/FB1N and FB2P/FB2N pins, enabling Kelvin connections directly at the load. This architecture guarantees ±1 % static output voltage accuracy regardless of PCB trace resistance - a feature explicitly verified in Section 3.5 and Figure 8 of the DA9130-09RT2 datasheet.
How does dynamic voltage control (DVC) work on the DA9130-09RT2?
Dynamic voltage control on the DA9130-09RT2 adjusts the output voltage in real time based on processor load, either via I²C register writes (BUCK_BUCK1_0–BUCK_BUCK1_6 registers) or through a dedicated GPIO pin configured as a DVC input. This function is documented in Sections 5.1.3 and 5.2.3 of the datasheet and enables measurable power savings during CPU/GPU idle states.
What package type and dimensions does the DA9130-09RT2 use?
The DA9130-09RT2 uses a 24-pin FCQFN package measuring 3.3 mm × 4.8 mm with wettable flanks, as specified in Section 9 and Figure 14 of the R16DO0058EJ0301 datasheet. The package features exposed thermal pad and conforms to JEDEC MO-220 standards for reflow compatibility and optical inspection.
Is the DA9130-09RT2 pin-compatible with other devices in the DA91xx family?
No, the DA9130-09RT2 is not pin-compatible with other DA91xx variants such as DA9131 or DA9130-A. Pin assignments differ significantly - for example, DA9131 includes dual independent buck channels with separate FB2P/FB2N and LX2 nodes, whereas DA9130-09RT2 uses those same pins for its second phase of a single-output dual-phase topology. This distinction is clearly shown in Figures 1–3 and Table 1 of the datasheet.
DA9130-09RT2 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 24-PowerUFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Converter, CPU
- Voltage - Input:
- 2.5V ~ 5.5V
- Number of Outputs:
- 1
- Voltage - Output:
- 0.3V ~ 1.9V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 24-FCQFN (3.3x4.8)
DA9130-09RT2 FAQ
1.How can I place an order for DA9130-09RT2 through Aetrix?
Please submit a Request for Quotation (RFQ) for DA9130-09RT2 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DA9130-09RT2 reliable?
The price and inventory of DA9130-09RT2 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DA9130-09RT2 is usually 5 days.
3.What payment methods are accepted for DA9130-09RT2?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DA9130-09RT2 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DA9130-09RT2?
DA9130-09RT2 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DA9130-09RT2 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DA9130-09RT2?
For technical support, including DA9130-09RT2 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DA9130-09RT2 requirements.
6.How does Aetrix verify that DA9130-09RT2 is sourced from the original manufacturer or authorized distributors?
All DA9130-09RT2 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DA9130-09RT2 meets industry standards.
7.What is the process for return or replacement of DA9130-09RT2?
All DA9130-09RT2 units undergo pre-shipment inspection (PSI). If there is an issue with DA9130-09RT2, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DA9130-09RT2 part is unused and in its original packaging.
Return procedure for DA9130-09RT2:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DA9130-09RT2 Tags
-
TPS51206DSQR
Texas Instruments
-
TPS51200DRCR
Texas Instruments
-
TPS51200DRCT
Texas Instruments
-
TPS62740DSSR
Texas Instruments
-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi
-
RT9026GSP
Richtek USA Inc.
-
LP2998MRX/NOPB
Texas Instruments
-
TPS51200QDRCRQ1
Texas Instruments
-
DPA423GN-TL
Power Integrations
-
LM10011SD/NOPB
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
