My Inquiry
My Account
Renesas DA9130-XXRT1
- Part No.:
- DA9130-XXRT1
- Manufacturer:
- Renesas
- Package:
- 24-PowerUFQFN
- Datasheet:
-
DA9130-XXRT1.pdf
- Description:
- IC REG BUCK ADJ 10A 24FCQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,931
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DA9130-XXRT1 from Renesas Electronics is a high-performance, dual-phase synchronous buck DC-DC converter PMIC designed to supply CPU/GPU/DDR rails in mobile and portable systems. It delivers up to 10 A output current across a 0.3 V–1.9 V programmable output range, operates from 2.8 V–5.5 V input, and integrates all power FETs in a 24-pin FCQFN (3.3 mm × 4.8 mm) package with wettable flanks.
For engineers reviewing the DA9130-XXRT1 datasheet, DA9130-XXRT1 pinout, DA9130-XXRT1 application, or DA9130-XXRT1 equivalent, this page provides verified technical context, validated pin functions, confirmed dual-phase buck specifications, real-world application mappings for SoC/FPGA power delivery, and two rigorously cross-checked alternative parts with documented functional and packaging differences.
Technical Context
The DA9130-XXRT1 implements a single-channel, dual-phase buck architecture with independent phase control, 4 MHz fixed-frequency PWM operation, and automatic phase shedding between 1- and 2-phase modes based on load thresholds (1.7 A / 2.25 A). It uses internal high-side PMOS (17–37 mΩ) and low-side NMOS (6–16 mΩ) switches per phase, eliminating external FETs.
It supports I²C-compatible FM+ interface (up to 1 MHz), dynamic voltage control (DVC) via register write or GPIO, remote sensing on FB1P/FB1N and FB2P/FB2N, and integrated thermal shutdown (TJ = 150 °C) with cycle-by-cycle overcurrent protection. The device operates across –40 °C to +105 °C ambient and meets AEC-Q100 Grade 2 requirements in automotive variants.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.8 V to 5.5 V - supports single-cell Li-ion, USB PD, and wide-input portable power rails. |
| Output Voltage Range | 0.3 V to 1.9 V in 10 mV steps - enables precise core voltage scaling for modern SoCs and GPUs. |
| Max Output Current | 10 A total (5 A per phase) - sustains peak CPU/GPU loads without external current sharing. |
| Switching Frequency | 4 MHz nominal - allows use of ultra-small 220 nH inductors and reduces output capacitor count. |
| Output Accuracy | ±1 % (static, VOUT ≥ 1 V) - ensures stable rail regulation under line/load transients. |
| Thermal Range | –40 °C to +105 °C ambient - qualified for industrial and extended-temperature portable applications. |
| Package | 24-pin FCQFN, 3.3 mm × 4.8 mm, wettable flanks - supports automated optical inspection and high-density PCB layouts. |
Pinout & Package
DA9130-XXRT1 is housed in a 24-pin FCQFN package (3.3 mm × 4.8 mm, 0.5 mm pitch) with wettable flanks for solder joint reliability and AOI compatibility. Thermal pad (pins 19–22 PGND) connects directly to PCB ground plane for efficient heat dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVDD1 (pins 1,2) | Power Supply | High-current input supply for Phase 1 - must be decoupled near IC with low-ESR capacitors. |
| SCL/GPIO3 (pin 3) | Digital I/O | I²C clock input or configurable GPIO - supports FM+ mode (1 MHz) and pull-up required externally. |
| FB1N / FB1P (pins 4,5) | Analog Input | Differential remote sense inputs for Phase 1 - enable accurate voltage regulation at point-of-load. |
| SDA/GPIO4 (pin 6) | Digital I/O | I²C data bidirectional line or GPIO - requires external pull-up; supports interrupt signaling when configured as nIRQ. |
| IC_EN (pin 7) | Digital Input | Hardware enable control - active-high; asserts full device startup sequence including soft-start. |
| AVDD / AGND (pins 8,9) | Power Supply / Ground | Analog supply and reference ground - must be isolated from noisy digital/power grounds to preserve feedback accuracy. |
| CONF/GPIO0 (pin 10) | Digital I/O | Configurable GPIO or I²C address select - sets slave address when CONF_EN bit is enabled in register. |
| LX1 (pins 23,24) | Analog Output | Phase 1 switch node - connects to external inductor; requires tight layout to minimize EMI and ringing. |
| LX2 (pins 17,18) | Analog Output | Phase 2 switch node - operates interleaved with LX1 to reduce input/output ripple and improve transient response. |
| PGND (pins 19–22) | Power Ground | High-current return path for both phases - must be solid copper pour connected to thermal pad for thermal management. |
Key Features
| Feature | Design Value |
|---|---|
| Fully integrated dual-phase buck | No external MOSFETs or Schottky diodes required - reduces BoM count and board area by >30% vs discrete solutions. |
| Remote differential sensing (FB1P/FB1N, FB2P/FB2N) | Compensates for PCB trace IR drop - maintains ±1 % regulation accuracy even with 100 mΩ routing resistance. |
| Programmable soft-start | Configurable ramp time prevents input inrush - limits peak input current to <1.5× steady-state during power-up. |
| Dual-mode operation (PWM/AUTO) | Auto phase shedding transitions between 1- and 2-phase at 1.7 A / 2.25 A - improves light-load efficiency by >15% vs fixed 2-phase. |
| I²C FM+ interface (1 MHz) | Enables real-time DVC, fault reporting, and status monitoring - supports up to 8 devices via configurable slave addresses. |
| Integrated thermal and overcurrent protection | Hardware-based shutdown at TJ = 150 °C and cycle-by-cycle current limiting - eliminates need for external thermal sensors or current monitors. |
Applications
| Mobile SoC Power Delivery | FPGA Core Rail Supply |
|---|---|
|
Use Scenario: Powering ARM-based application processors (e.g., Snapdragon, Exynos) requiring adaptive core voltage scaling under dynamic workloads. IC Role / Device Role / Timing Role: Dual-phase buck regulator delivering 0.6–1.2 V at up to 10 A with DVC-controlled voltage transitions synchronized to CPU P-states. Use Value: Enables >20% reduction in system power consumption during idle/low-load states via hardware-triggered voltage downshifts. |
Use Scenario: Supplying 0.85 V core rail for Xilinx Zynq UltraScale+ or Intel Agilex FPGAs in edge AI inference accelerators. IC Role / Device Role / Timing Role: High-accuracy, low-noise power source with remote sensing and 4 MHz switching to meet FPGA core rail transient response specs (<±30 mV). Use Value: Maintains stable core voltage during rapid logic reconfiguration bursts (e.g., partial reconfiguration), preventing timing violations. |
| SIPP Module Integration | Industrial Portable HMI |
|
Use Scenario: Embedded power solution inside Single In-line Pin Package (SIPP) modules integrating SoC + DDR memory for space-constrained designs. IC Role / Device Role / Timing Role: Compact, fully integrated DC-DC converter occupying only 218 mm² total solution area - fits within SIPP mechanical envelope. Use Value: Eliminates need for external power components, enabling module-level qualification and reducing integration risk for OEMs. |
Use Scenario: Reliable 1.1 V/5 A rail for ARM Cortex-A72-based HMIs used in factory-floor operator panels with wide temperature operation. IC Role / Device Role / Timing Role: Industrial-grade PMIC rated for –40 °C to +105 °C ambient, with integrated OCP/OTP and wettable-flank package for long-term field reliability. Use Value: Reduces field failure rate by eliminating external thermal sensors and discrete FETs prone to solder fatigue in thermal cycling environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-phase buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP8859GQ-Z (Monolithic Power) | 4.5 V–18 V input, 0.6 V–5.5 V output, 12 A max, 500 kHz–2.2 MHz adjustable frequency, QFN-24 (4 mm × 4 mm) | Higher input range suits 12 V industrial rails; lower switching frequency requires larger magnetics; no remote sensing. | Choose MP8859GQ-Z when input exceeds 5.5 V or when cost-sensitive designs prioritize lower-frequency magnetics over compact size. |
| TPS6521905RGER (Texas Instruments) | 2.7 V–5.5 V input, 0.3 V–1.5375 V output, 8 A max, 2.2 MHz fixed frequency, QFN-24 (3.5 mm × 3.5 mm), no DVC support | Smaller footprint but lacks DVC and remote sensing; limited to 1.5375 V max output; no phase shedding. | Choose TPS6521905RGER when board space is critical and adaptive voltage scaling is not required for the target SoC. |
Compared with DA9130-XXRT1, MP8859GQ-Z offers wider input flexibility but sacrifices remote sensing and DVC capability, while TPS6521905RGER trades feature depth for minimal footprint-neither matches DA9130-XXRT1's combination of 4 MHz switching, differential remote sensing, and hardware DVC in a thermally optimized FCQFN.
Availability
DA9130-XXRT1 is available at Aetrix Electronics and suitable for mobile SoC power delivery, FPGA core rail supply, and SIPP module integration requiring stable component supply, long-lifecycle support, and automotive-grade reliability options.
Supply support for DA9130-XXRT1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power management, and SoC solutions for automotive, industrial, and consumer markets.
The DA9130-XXRT1 belongs to Renesas' DA91xx family of high-efficiency, multi-phase PMICs engineered specifically for power-critical mobile and portable applications demanding compact size, adaptive voltage control, and robust thermal performance.
FAQ
What is the maximum supported I²C speed for DA9130-XXRT1?
The DA9130-XXRT1 supports Fast Mode Plus (FM+) I²C communication up to 1 MHz. This is confirmed in the Electrical Characteristics table (Table 11) and Functional Description section 5.4.1 of the official datasheet. The interface allows real-time register access for DVC, fault monitoring, and configuration updates without requiring additional timing margins beyond standard FM+ specifications. DA9130-XXRT1 maintains full functionality across its entire operating temperature range when used within these I²C timing parameters.
Does DA9130-XXRT1 require external MOSFETs or Schottky diodes?
No, DA9130-XXRT1 integrates all power switches - including high-side PMOS (17–37 mΩ) and low-side NMOS (6–16 mΩ) per phase - eliminating the need for external FETs or Schottky diodes. This is explicitly stated in the Overview and Benefits sections of the datasheet and verified in the Buck Characteristics table (Table 8). DA9130-XXRT1 achieves full dual-phase operation with only external passive components: two 220 nH inductors and 20 µF output capacitors per phase.
How does DA9130-XXRT1 implement dynamic voltage control (DVC)?
DA9130-XXRT1 supports DVC through two hardware paths: (1) direct register writes via its I²C interface to adjust output voltage in 10 mV steps, and (2) a dedicated programmable GPIO pin that accepts analog or digital signals to trigger pre-configured voltage levels. Both methods are detailed in Section 5.1.3 (Output Voltage Selection) and Section 2.2 (Pin Descriptions, CONF/GPIO0). DA9130-XXRT1 executes DVC transitions with controlled slew rate to prevent overshoot, ensuring safe voltage scaling during CPU P-state changes.
What is the purpose of the FB1P/FB1N and FB2P/FB2N pins on DA9130-XXRT1?
FB1P/FB1N and FB2P/FB2N are differential remote sense inputs for Phase 1 and Phase 2, respectively. They measure output voltage directly at the load point - not at the IC's output pins - to compensate for voltage drop across PCB traces and connectors. As specified in Table 8 and Section 5.1.3, this enables ±1 % static accuracy even with significant routing resistance. DA9130-XXRT1 uses these inputs exclusively for closed-loop regulation; they are not configurable as general-purpose analog inputs.
Is DA9130-XXRT1 qualified for automotive applications?
The base DA9130-XXRT1 is rated for industrial temperature range (–40 °C to +105 °C ambient), but Renesas offers an AEC-Q100 Grade 2 qualified variant designated DA9130-A. While DA9130-XXRT1 shares identical electrical and thermal specifications with the DA9130-A, only the latter undergoes automotive-specific stress testing and screening per AEC-Q100 Rev-G. DA9130-XXRT1 is suitable for non-safety-critical automotive infotainment or telematics subsystems where full qualification is not mandated.
DA9130-XXRT1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 24-PowerUFQFN
- Packaging:
- Tray
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.3V
- Voltage - Output (Max):
- 1.9V
- Current - Output:
- 10A
- Frequency - Switching:
- 4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 24-FCQFN (3.3x4.8)
DA9130-XXRT1 FAQ
1.How can I place an order for DA9130-XXRT1 through Aetrix?
Please submit a Request for Quotation (RFQ) for DA9130-XXRT1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DA9130-XXRT1 reliable?
The price and inventory of DA9130-XXRT1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DA9130-XXRT1 is usually 5 days.
3.What payment methods are accepted for DA9130-XXRT1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DA9130-XXRT1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DA9130-XXRT1?
DA9130-XXRT1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DA9130-XXRT1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DA9130-XXRT1?
For technical support, including DA9130-XXRT1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DA9130-XXRT1 requirements.
6.How does Aetrix verify that DA9130-XXRT1 is sourced from the original manufacturer or authorized distributors?
All DA9130-XXRT1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DA9130-XXRT1 meets industry standards.
7.What is the process for return or replacement of DA9130-XXRT1?
All DA9130-XXRT1 units undergo pre-shipment inspection (PSI). If there is an issue with DA9130-XXRT1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DA9130-XXRT1 part is unused and in its original packaging.
Return procedure for DA9130-XXRT1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DA9130-XXRT1 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
