My Inquiry
My Account
Renesas DA9130-XXRT2-AT
- Part No.:
- DA9130-XXRT2-AT
- Manufacturer:
- Renesas
- Package:
- 24-PowerUFQFN
- Datasheet:
-
DA9130-XXRT2-AT.pdf
- Description:
- IC REG BUCK ADJ 10A 24FCQFN
- Quantity:
- Payment:
- Shipping:
Inventory:4,715
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DA9130-XXRT2-AT from Renesas Electronics is a high-performance, AEC-Q100 Grade 2 qualified dual-phase synchronous buck DC-DC converter PMIC designed for automotive CPU/GPU/DDR core rail regulation. It delivers up to 10 A output current across a 0.3 V–1.9 V programmable output voltage range, operates from 2.8 V–5.5 V input, and integrates fully pass devices in a 24-pin FCQFN (3.3 mm × 4.8 mm) package with wettable flanks.
For engineers reviewing the DA9130-XXRT2-AT datasheet, DA9130-XXRT2-AT pinout, DA9130-XXRT2-AT application, or DA9130-XXRT2-AT equivalent, this page provides verified technical context, validated pin functions, confirmed automotive-grade specifications, and real-world use cases in ADAS, infotainment, and telematics power delivery systems.
Technical Context
The DA9130-XXRT2-AT implements a single-channel, dual-phase buck topology with interleaved 4 MHz switching, enabling high-current, low-ripple output using only two 220 nH inductors and minimal external capacitance. Its integrated FETs eliminate external Schottky diodes or discrete MOSFETs, while remote sensing on FB1P/FB1N and FB2P/FB2N ensures ±1 % static output accuracy under varying PCB trace impedances.
Control is executed via an I2C-compatible FM+ interface (up to 1 MHz), supporting dynamic voltage control (DVC), programmable soft-start, GPIO configuration, and comprehensive supervision-including cycle-by-cycle over-current protection, thermal shutdown at 150 °C junction, and power-good monitoring with ±80 mV hysteresis.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.8 V to 5.5 V - supports direct connection to automotive 3.3 V or 5.0 V bias rails without pre-regulation. |
| Output Voltage Range | 0.3 V to 1.9 V in 10 mV steps - enables precise core voltage tuning for SoC DVFS in automotive ECUs. |
| Max Output Current | 10 A total (5 A per phase) - sustains peak loads for CPU/GPU clusters in ADAS domain controllers. |
| Switching Frequency | 4 MHz nominal - allows ultra-small 220 nH inductors and reduces EMI filtering footprint. |
| Output Accuracy | ±1 % (static, VOUT ≥ 1 V) - guarantees stable digital core operation across temperature and load. |
| Thermal Rating | AEC-Q100 Grade 2 (−40 °C to +105 °C ambient) - qualified for under-hood and center-console mounting. |
| I²C Interface | FM+ compatible (1 MHz max) - enables fast register access for real-time DVC and fault reporting. |
| Package | 24-pin FCQFN, 3.3 mm × 4.8 mm, wettable flanks - supports automated optical inspection (AOI) and IPC-compliant reflow. |
Pinout & Package
DA9130-XXRT2-AT uses a 24-pin FCQFN package (3.3 mm × 4.8 mm, 0.5 mm pitch) with wettable flanks for solder joint reliability and AOI compatibility. Thermal pad exposed on bottom enhances heat dissipation in automotive environments.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVDD1, PVDD2 (Pins 1–2, 15–16) | Power supply inputs | Independent 5 A-rated supplies for each buck phase; must be tied to system 2.8–5.5 V rail with local decoupling. |
| FB1P/FB1N, FB2P/FB2N (Pins 4–5, 12–13) | Differential remote sense inputs | Enable Kelvin sensing at load point; reject PCB IR drop to maintain ±1 % output accuracy. |
| LX1, LX2 (Pins 23–24, 17–18) | Switch node outputs | Connect directly to external 220 nH inductors; require tight layout to minimize EMI and ringing. |
| SCL/GPIO3, SDA/GPIO4 (Pins 3, 6) | I²C bus interface / configurable GPIO | Support standard/fast-mode-plus I²C communication; configurable as general-purpose inputs/outputs post-boot. |
| CONF/GPIO0, GPIO1, GPIO2 (Pins 10–11, 14) | Configurable digital I/O | Support DVC enable, power-good indication, interrupt signaling, or I²C address selection (via CONF). |
| IC_EN (Pin 7) | Chip enable input | Active-high logic control; enables full device operation only when pulled high above 1.4 V. |
| AVDD, AGND (Pins 8–9) | Analog supply and ground | Must be isolated from noisy digital/power grounds; decoupled with 1 µF ceramic capacitor. |
| PGND (Pins 19–22) | Power ground return | Low-impedance return path for both buck phases; requires solid copper pour beneath thermal pad. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-phase interleaved buck | Reduces input/output ripple by >50 % vs. single-phase, enabling smaller bulk capacitors and lower EMI filter cost. |
| Fully integrated power stage | Eliminates need for external high-side/low-side MOSFETs or Schottky diodes-reducing BoM count and layout complexity. |
| Dynamic voltage control (DVC) | Adjusts output voltage in real time via I²C or GPIO to match processor load states-cutting idle power by up to 30 %. |
| Programmable soft-start | Configurable ramp rate prevents inrush current spikes during power-up-protecting upstream 5 V bias supplies and connectors. |
| Remote differential sensing | Maintains ±1 % output regulation despite PCB trace resistance up to 50 mΩ-critical for long-distance SoC core routing. |
| AEC-Q100 Grade 2 qualification | Validated for automotive ambient temperatures (−40 °C to +105 °C) and vibration/shock profiles-enabling under-dash deployment. |
Applications
| ADAS Domain Controller | Automotive Infotainment Head Unit |
|---|---|
|
Use Scenario: Powering vision-processing SoCs (e.g., NVIDIA Orin, TI TDA4VM) requiring tightly regulated 1.0 V/1.2 V core rails with rapid load transients. IC Role / Device Role / Timing Role: Primary high-current buck regulator delivering 10 A at 1.1 V with 4 MHz switching and DVC support for AI accelerator DVFS. Use Value: Maintains ±1 % output accuracy during 5 A/µs load steps, preventing SoC brownouts during object detection bursts. |
Use Scenario: Supplying GPU and DDR memory subsystems in 12.3″ touchscreen head units with thermal constraints. IC Role / Device Role / Timing Role: Dual-phase regulator generating 0.85 V GPU core and 1.1 V DDR voltage rails from a shared 5 V input. Use Value: Interleaved operation cuts output ripple to <15 mV, eliminating visible display flicker and reducing EMI filtering requirements. |
| Telematics Control Unit (TCU) | Automotive Digital Cluster |
|
Use Scenario: Providing stable 1.8 V and 1.1 V rails to LTE/C-V2X modems and application processors in cellular-connected TCUs. IC Role / Device Role / Timing Role: Single-chip dual-rail solution with independent feedback paths and I²C supervision for modem power sequencing. Use Value: Integrated over-temperature and over-current protection eliminates need for external fault monitoring ICs-reducing board area by 22 mm². |
Use Scenario: Regulating 1.0 V core and 1.8 V I/O rails for high-resolution instrument cluster MCUs (e.g., RH850, S32K3). IC Role / Device Role / Timing Role: Automotive-grade PMIC with power-good signaling and remote sensing to ensure clean startup of safety-critical displays. Use Value: Wettable-flank FCQFN package enables 100 % AOI coverage-meeting ASIL-B functional safety manufacturing requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-phase automotive buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ4332-AEC1 | Single-phase 12 A design; no remote sensing; 2.5 V–18 V input; 3.5 mm × 4.5 mm QFN | Lacks differential feedback and DVC-less suitable for SoC core rails requiring sub-1 % accuracy under dynamic load. | Prefer for simpler 12 V–5 V step-down where cost and input range outweigh precision needs. |
| TPS62480QRGZTQ1 | Dual-output (not dual-phase); 4 A per channel; 2.7 V–5.5 V input; 3 mm × 3 mm QFN | No interleaving or cycle-by-cycle current limiting-higher output ripple and reduced transient response robustness. | Choose when space-constrained dual-rail (not high-current single-rail) is required, e.g., MCU + peripheral I/O. |
Compared with MPQ4332-AEC1 and TPS62480QRGZTQ1, the DA9130-XXRT2-AT uniquely combines dual-phase interleaving, remote differential sensing, and AEC-Q100 Grade 2 qualification in a wettable-flank FCQFN-making it the only option for automotive SoC core rails demanding ≤15 mV transient deviation and ≤1 % static accuracy.
Availability
DA9130-XXRT2-AT is available at Aetrix Electronics and suitable for vehicle infotainment systems, ADAS domain controllers, and automotive telematics requiring stable component supply, AEC-Q100 compliance, and production-ready packaging.
Supply support for DA9130-XXRT2-AT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog power, and automotive SoC solutions, with deep expertise in functional safety and ASIL-certified power management.
The DA9130-XXRT2-AT belongs to Renesas' DA91xx automotive PMIC family, engineered specifically for high-efficiency, high-reliability power delivery to next-generation automotive processors in safety-critical domains.
FAQ
What is the maximum supported output current for DA9130-XXRT2-AT?
The DA9130-XXRT2-AT delivers up to 10 A total output current-5 A per phase-in dual-phase buck operation. This rating is validated across the full −40 °C to +105 °C ambient range with proper PCB thermal design, including a 2-layer 2 oz copper thermal pad and 218 mm² solution area. The device maintains regulation even during 5 A/µs load transients thanks to its 4 MHz switching frequency and integrated current-sense architecture.
Does DA9130-XXRT2-AT support dynamic voltage scaling (DVS) for automotive processors?
Yes, the DA9130-XXRT2-AT supports dynamic voltage control (DVC) via either I²C register writes or a dedicated GPIO pin. This allows real-time adjustment of the output voltage in 10 mV steps to match processor load states-e.g., lowering from 1.2 V to 0.85 V during idle mode. DVC reduces power consumption by up to 30 % in SoC-based ADAS ECUs without requiring external DACs or control logic.
What package type and thermal features does DA9130-XXRT2-AT use?
The DA9130-XXRT2-AT uses a 24-pin FCQFN package measuring 3.3 mm × 4.8 mm with wettable flanks and an exposed thermal pad. Its θJA is 21.21 °C/W on a JEDEC 2S2P four-layer board, and it includes integrated over-temperature protection that triggers at 150 °C junction temperature. The wettable flanks enable full solder-joint inspection, meeting automotive manufacturing standards for zero-defect assembly.
Can DA9130-XXRT2-AT operate with remote sensing for improved voltage accuracy?
Yes, DA9130-XXRT2-AT supports true differential remote sensing on both FB1P/FB1N and FB2P/FB2N pins. This compensates for PCB trace resistance up to 50 mΩ, maintaining ±1 % output voltage accuracy under load-even with long routing between the IC and SoC power pins. Remote sensing is enabled by default and requires no configuration, making it ideal for compact SIPP modules and multi-layer automotive PCBs.
Is DA9130-XXRT2-AT qualified for automotive applications?
Yes, DA9130-XXRT2-AT is AEC-Q100 Grade 2 qualified (−40 °C to +105 °C ambient), with full test reports covering HTOL, TC, UHAST, and ESD (2 kV HBM, 500 V CDM). It meets automotive requirements for vibration, thermal cycling, and long-term reliability-supporting 10-year lifetime in vehicle infotainment, ADAS, and telematics systems. The part number suffix "-AT" explicitly denotes automotive qualification.
DA9130-XXRT2-AT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 24-PowerUFQFN
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.3V
- Voltage - Output (Max):
- 1.9V
- Current - Output:
- 10A
- Frequency - Switching:
- 4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 24-FCQFN (3.3x4.8)
DA9130-XXRT2-AT FAQ
1.How can I place an order for DA9130-XXRT2-AT through Aetrix?
Please submit a Request for Quotation (RFQ) for DA9130-XXRT2-AT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DA9130-XXRT2-AT reliable?
The price and inventory of DA9130-XXRT2-AT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DA9130-XXRT2-AT is usually 5 days.
3.What payment methods are accepted for DA9130-XXRT2-AT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DA9130-XXRT2-AT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DA9130-XXRT2-AT?
DA9130-XXRT2-AT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DA9130-XXRT2-AT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DA9130-XXRT2-AT?
For technical support, including DA9130-XXRT2-AT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DA9130-XXRT2-AT requirements.
6.How does Aetrix verify that DA9130-XXRT2-AT is sourced from the original manufacturer or authorized distributors?
All DA9130-XXRT2-AT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DA9130-XXRT2-AT meets industry standards.
7.What is the process for return or replacement of DA9130-XXRT2-AT?
All DA9130-XXRT2-AT units undergo pre-shipment inspection (PSI). If there is an issue with DA9130-XXRT2-AT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DA9130-XXRT2-AT part is unused and in its original packaging.
Return procedure for DA9130-XXRT2-AT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DA9130-XXRT2-AT Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
