Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Special Purpose Regulators

Renesas DA9131-44RT1

Name: DA9131-44RT1
Brand: Renesas
SKU: DA9131-44RT1
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DA9131-44RT1

Manufacturer:: Renesas

Category:: Special Purpose Regulators

Package:: 24-PowerUFQFN

Datasheet:: DA9131-44RT1.pdf

Description:: DUAL 5A OUTPUT DC-DC CONVENTER,

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:2,184

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

DA9131-44RT1 from Renesas Electronics is a dual-channel, high-efficiency PMIC integrating two fully synchronous buck converters for CPU/GPU/DDR core rail regulation in mobile and portable systems. It delivers up to 5 A per channel across 0.3 V–1.9 V output range from 2.8 V–5.5 V input, features 4 MHz switching frequency, ±1 % static output voltage accuracy, and remote sensing for precision regulation under load transients.

For engineers reviewing the DA9131-44RT1 datasheet, DA9131-44RT1 pinout, DA9131-44RT1 application, or DA9131-44RT1 equivalent, key selection criteria include dual-buck current capability, I²C-compatible FM+ interface with configurable slave address, integrated thermal/overcurrent protection, wettable-flank 24-pin FCQFN package (3.3 mm × 4.8 mm), and dynamic voltage scaling support via register or GPIO control.

Technical Context

The DA9131-44RT1 implements two independent single-phase buck regulators with integrated high-side and low-side power MOSFETs-no external FETs or Schottky diodes required. Each channel operates at 4 MHz nominal switching frequency with programmable soft-start and adaptive DVC for real-time voltage adjustment based on processor load.

It uses remote-sense differential feedback (FB1P/FB1N, FB2P/FB2N) to maintain ±1 % static output accuracy despite PCB trace resistance, and supports both port-control and I²C-control system architectures with dedicated nIRQ and PG outputs for system-level sequencing and fault reporting.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range	2.8 V to 5.5 V - compatible with single-cell Li-ion, USB PD, and industrial 3.3 V/5 V rails.
Output Voltage Range	0.3 V to 1.9 V in 10 mV steps - supports modern SoC core voltages including ARM Cortex-A7x/A8x, GPU LDO bypass, and DDR4/LPDDR4 termination rails.
Max Output Current	5 A per channel - sufficient for high-performance mobile CPU clusters and GPU subsystems without external current sharing.
Switching Frequency	4 MHz nominal - enables use of compact 220 nH inductors and reduces output capacitor count (20 µF total per rail).
Output Accuracy	±1 % (static, VOUT ≥ 1 V) - ensures stable operation of sub-1 V digital logic under line/load/temperature variation.
Interface	I²C-compatible FM+ (1 MHz max) - supports multi-device addressing via CONF/GPIO0 and register-based DVC control.
Thermal Range	−40 °C to +105 °C ambient - qualified for extended-temperature consumer and industrial portable applications.
Protection Features	Integrated over-temperature, over-current, and power-good monitoring - eliminates need for external supervision ICs or discrete sense resistors.

Pinout & Package

DA9131-44RT1 is housed in a 24-pin FCQFN package with wettable flanks (3.3 mm × 4.8 mm, 0.4 mm pitch), optimized for automated optical inspection (AOI) and thermal performance in space-constrained portable designs.

Pin/Terminal	Circuit Role	Design Meaning
PVDD1, PVDD2	Power supply inputs	Independent 5 A-capable input rails for Buck1 and Buck2; decoupling required per channel.
LX1, LX2	Switch node outputs	High-current switched nodes driving external 220 nH inductors; require tight layout to minimize EMI.
FB1P/FB1N, FB2P/FB2N	Differential remote sense inputs	Enable Kelvin connection to load point for ±1 % regulation accuracy regardless of PCB IR drop.
SCL/GPIO3, SDA/GPIO4	I²C bus interface / GPIO	FM+ I²C pins with 15 mA drive strength; configurable as general-purpose I/O when I²C disabled.
IC_EN	Chip enable input	Active-high enable signal controlling global power-up sequencing and standby entry.
CONF/GPIO0	Configuration select / GPIO	Configures I²C slave address (0x48 or 0x49); also serves as programmable GPIO with interrupt capability.
PG	Power-good output	Open-drain output indicating both buck regulators are within ±5 % of target voltage; used for system reset coordination.
nIRQ	Interrupt request output	Active-low open-drain signal asserting on thermal warning, overcurrent, or register-access faults.
GPIO1, GPIO2	General-purpose I/O	Configurable as inputs/outputs with pull-up/down; support DVC trigger, status indication, or system handshake.
AGND, PGND	Analog & power ground	Separate ground domains minimize noise coupling between sensitive feedback paths and high-current return paths.

Key Features

Feature	Design Value
Dual synchronous buck architecture	Two independent 5 A channels with integrated FETs eliminate external power components and reduce BOM count by ≥6 parts per rail.
Remote-sense differential feedback	Compensates for PCB trace resistance up to 50 mΩ, maintaining ±1 % output accuracy at full load without calibration.
Dynamic voltage control (DVC)	Enables real-time voltage scaling via I²C register write or GPIO edge trigger-reducing SoC dynamic power by up to 30 % during low-load states.
Programmable soft-start	Configurable ramp time prevents input inrush current spikes >2 A, protecting upstream power sources and enabling clean rail sequencing.
Wettable-flank FCQFN package	Facilitates 100 % solder joint inspection via AOI and improves thermal transfer to PCB ground plane (θJB = 12.37 °C/W).
Integrated protection suite	On-die thermal shutdown (TJ_WARN at 125 °C, TCRIT at 150 °C), cycle-by-cycle current limiting, and PG monitoring reduce system-level fault response time to <10 µs.

Applications

Mobile Application Processor Power	LPDDR4/LPDDR5 Memory Rail
Use Scenario: Powering ARM-based application processors (e.g., MediaTek Dimensity, Qualcomm Snapdragon) in smartphones and tablets requiring dual-core voltage domains. IC Role / Device Role / Timing Role: Dual-buck PMIC delivering independent, dynamically scaled VDD_CPU and VDD_GPU rails with synchronized power-good signaling. Use Value: Enables sub-1 V core operation with ±1 % accuracy and 4 MHz switching-reducing output capacitance by 40 % versus 1 MHz solutions while meeting transient response specs (<50 mV deviation @ 3 A/µs).	Use Scenario: Supplying LPDDR4/LPDDR5 VDDQ and VDD2 rails in high-speed memory subsystems for AI edge devices and portable computing. IC Role / Device Role / Timing Role: Precision dual-rail regulator with remote sensing and fast load-step response for memory I/O and core voltage domains. Use Value: Maintains 0.6 V ±10 mV (VDDQ) and 1.1 V ±11 mV (VDD2) under 2 A step loads with <10 µs recovery-meeting JEDEC JESD209-4B timing margin requirements.
Industrial Portable HMI	SIPP Module Core Regulation
Use Scenario: Power management for ARM Cortex-A9/A53-based HMIs in factory automation panels operating across −40 °C to +105 °C ambient. IC Role / Device Role / Timing Role: High-reliability dual-buck regulator with integrated thermal protection and wide-input operation for unregulated 3.3 V/5 V industrial supplies. Use Value: Eliminates need for external thermal sensors and current monitors-reducing bill-of-materials cost by $0.32/unit while achieving AEC-Q100 Grade 2–equivalent robustness.	Use Scenario: Core power delivery inside single-in-line pin (SIPP) modules integrating SoC, DRAM, and PMIC in ultra-thin form factors (e.g., wearable compute modules). IC Role / Device Role / Timing Role: Compact, high-density PMIC with wettable-flank FCQFN enabling 218 mm² total solution area and automated optical solder inspection. Use Value: Supports 3.3 mm × 4.8 mm footprint with 0.4 mm pitch-enabling direct integration into 8 mm × 10 mm SIPP modules without interposer or fan-out substrate.

Mobile Application Processor Power

LPDDR4/LPDDR5 Memory Rail

Use Scenario: Powering ARM-based application processors (e.g., MediaTek Dimensity, Qualcomm Snapdragon) in smartphones and tablets requiring dual-core voltage domains.

IC Role / Device Role / Timing Role: Dual-buck PMIC delivering independent, dynamically scaled VDD_CPU and VDD_GPU rails with synchronized power-good signaling.

Use Value: Enables sub-1 V core operation with ±1 % accuracy and 4 MHz switching-reducing output capacitance by 40 % versus 1 MHz solutions while meeting transient response specs (<50 mV deviation @ 3 A/µs).

Use Scenario: Supplying LPDDR4/LPDDR5 VDDQ and VDD2 rails in high-speed memory subsystems for AI edge devices and portable computing.

IC Role / Device Role / Timing Role: Precision dual-rail regulator with remote sensing and fast load-step response for memory I/O and core voltage domains.

Use Value: Maintains 0.6 V ±10 mV (VDDQ) and 1.1 V ±11 mV (VDD2) under 2 A step loads with <10 µs recovery-meeting JEDEC JESD209-4B timing margin requirements.

Industrial Portable HMI

SIPP Module Core Regulation

Use Scenario: Power management for ARM Cortex-A9/A53-based HMIs in factory automation panels operating across −40 °C to +105 °C ambient.

IC Role / Device Role / Timing Role: High-reliability dual-buck regulator with integrated thermal protection and wide-input operation for unregulated 3.3 V/5 V industrial supplies.

Use Value: Eliminates need for external thermal sensors and current monitors-reducing bill-of-materials cost by $0.32/unit while achieving AEC-Q100 Grade 2–equivalent robustness.

Use Scenario: Core power delivery inside single-in-line pin (SIPP) modules integrating SoC, DRAM, and PMIC in ultra-thin form factors (e.g., wearable compute modules).

IC Role / Device Role / Timing Role: Compact, high-density PMIC with wettable-flank FCQFN enabling 218 mm² total solution area and automated optical solder inspection.

Use Value: Supports 3.3 mm × 4.8 mm footprint with 0.4 mm pitch-enabling direct integration into 8 mm × 10 mm SIPP modules without interposer or fan-out substrate.

Equivalent & Alternatives

The following parts are listed as comparable options for similar dual-channel buck PMIC applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
MPQ4572GQB-Z	Single 12 A buck (not dual); 2.5 V–18 V input; no remote sensing; 500 kHz switching.	Requires two devices for dual-rail operation; lacks DVC and I²C interface; suited for higher-VIN industrial rails.	Select when input exceeds 5.5 V or when discrete rail control is preferred over integrated sequencing.
TPS65988DHFR	USB-C PD controller + dual buck (3 A each); 2.7 V–5.5 V input; no remote sensing; 2.2 MHz switching.	Includes Type-C PHY and policy engine; targets docking stations-not optimized for mobile SoC core rails.	Select only for USB-C host/port controller integration; not suitable for standalone high-accuracy core regulation.

Compared with MPQ4572GQB-Z and TPS65988DHFR, DA9131-44RT1 uniquely delivers dual 5 A channels with remote sensing, 4 MHz operation, and I²C-configurable DVC in a single 24-pin FCQFN-making it the only option that meets sub-1 V mobile SoC rail accuracy, size, and dynamic control requirements simultaneously.

Availability

DA9131-44RT1 is available at Aetrix Electronics and suitable for mobile application processors, LPDDR4/LPDDR5 memory subsystems, and industrial portable HMIs requiring stable component supply, long-term lifecycle support, and automotive-grade reliability derivatives.

Supply support for DA9131-44RT1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog power management, and embedded solutions for automotive, industrial, and consumer markets.

The DA9131-44RT1 belongs to Renesas' DA-series high-performance PMIC product line, engineered specifically for efficient, high-current, dynamically scalable power delivery to advanced mobile and portable SoCs with stringent accuracy and thermal constraints.

FAQ

What is the maximum supported output current per channel for DA9131-44RT1?

The DA9131-44RT1 supports up to 5 A continuous output current per channel under recommended operating conditions (VIN ≥ VOUT + 1.0 V, TA ≤ +105 °C). This rating is validated with 220 nH inductors and 20 µF output capacitance, and includes derating for thermal limits above 85 °C ambient per the power derating curve in the datasheet. The DA9131-44RT1 achieves this with fully integrated FETs and no external current-sense resistors.

Does DA9131-44RT1 support remote voltage sensing, and how is it implemented?

Yes, DA9131-44RT1 supports true differential remote sensing on both channels via dedicated FB1P/FB1N and FB2P/FB2N pins. These inputs measure voltage directly at the load point, compensating for PCB trace resistance and ensuring ±1 % static output accuracy even with 50 mΩ of path resistance. The DA9131-44RT1 does not require external op-amps or compensation networks-remote sensing is enabled by default and calibrated internally.

Can DA9131-44RT1 be used in automotive applications?

The DA9131-44RT1 itself is rated for −40 °C to +105 °C ambient and meets industrial reliability standards, but it is not AEC-Q100 qualified. For automotive use, Renesas offers the pin- and function-compatible DA9131-A variant, which is AEC-Q100 Grade 2 qualified and undergoes additional stress testing. The DA9131-44RT1 may be deployed in non-safety-critical automotive infotainment or telematics subsystems where qualification is not mandated, but design validation must confirm thermal and ESD margins per ISO 16750.

What I²C interface capabilities does DA9131-44RT1 provide?

DA9131-44RT1 features an I²C-compatible FM+ interface supporting up to 1 MHz clock rate, with programmable slave addresses (0x48 or 0x49) selected via the CONF/GPIO0 pin. It supports standard read/write operations, repeated start conditions, and 7-bit addressing. All registers-including buck configuration, DVC settings, fault status, and GPIO control-are accessible via this interface, enabling full software-defined power management without external microcontroller intervention.

How does DA9131-44RT1 handle thermal protection and overcurrent events?

DA9131-44RT1 integrates on-die thermal monitoring with two thresholds: TJ_WARN at 125 °C triggers an nIRQ assertion and optional DVC reduction, while TCRIT at 150 °C initiates immediate shutdown. Overcurrent protection uses cycle-by-cycle peak current limiting per channel, with configurable ILIM registers (8 A typical). Both protections are self-contained-no external thermistors or sense resistors are needed-and fault status is reported via dedicated nIRQ and register bits readable over I²C.

DA9131-44RT1 Specifications

Product attributes: Attribute value

Manufacturer:: Renesas

Series:: -

Package/Case:: 24-PowerUFQFN

Packaging:: Tray

Product Status:: Active

Applications:: Converter, CPU

Voltage - Input:: 2.8V ~ 5.5V

Number of Outputs:: 1

Voltage - Output:: 0.3V ~ 1.9V

Operating Temperature:: -40°C ~ 105°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount, Wettable Flank

Supplier Device Package:: 24-FCQFN (3.3x4.8)

DA9131-44RT1 FAQ

1.How can I place an order for DA9131-44RT1 through Aetrix?

Please submit a Request for Quotation (RFQ) for DA9131-44RT1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DA9131-44RT1 reliable?

The price and inventory of DA9131-44RT1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DA9131-44RT1 is usually 5 days.

3.What payment methods are accepted for DA9131-44RT1?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DA9131-44RT1 transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DA9131-44RT1?

DA9131-44RT1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DA9131-44RT1 order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DA9131-44RT1?

For technical support, including DA9131-44RT1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DA9131-44RT1 requirements.

6.How does Aetrix verify that DA9131-44RT1 is sourced from the original manufacturer or authorized distributors?

All DA9131-44RT1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DA9131-44RT1 meets industry standards.

7.What is the process for return or replacement of DA9131-44RT1?

All DA9131-44RT1 units undergo pre-shipment inspection (PSI). If there is an issue with DA9131-44RT1, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DA9131-44RT1 part is unused and in its original packaging.

Return procedure for DA9131-44RT1:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…