My Inquiry
My Account
Renesas DA9131-XXRT1-A
- Part No.:
- DA9131-XXRT1-A
- Manufacturer:
- Renesas
- Package:
- 24-PowerUFQFN
- Datasheet:
-
DA9131-XXRT1-A.pdf
- Description:
- IC REG BUCK ADJ 10A 24FCQFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,438
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DA9131-XXRT1-A from Renesas Electronics is a dual-channel, automotive-grade PMIC integrating two fully synchronous buck converters for CPU/GPU and DDR memory rail regulation in ADAS and infotainment systems. It delivers up to 5 A per channel across 0.3 V–1.9 V output, operates from 2.8 V–5.5 V input, features 4 MHz switching, ±1 % static voltage accuracy, and AEC-Q100 Grade 2 qualification.
For engineers reviewing the DA9131-XXRT1-A datasheet, DA9131-XXRT1-A pinout, DA9131-XXRT1-A application, or DA9131-XXRT1-A equivalent, key selection criteria include remote-sense feedback capability, I2C-compatible FM+ interface with configurable slave address, Dynamic Voltage Control (DVC) support via register or GPIO, integrated over-temperature/over-current protection, and wettable-flank 24-pin FCQFN (3.3 mm × 4.8 mm) packaging for automotive thermal and reliability requirements.
Technical Context
The DA9131-XXRT1-A implements two independent single-phase buck regulators with integrated high-side and low-side MOSFETs, eliminating external FETs or Schottky diodes. Each channel supports programmable soft-start, cycle-by-cycle current limiting, and remote differential sensing (FB1P/FB1N, FB2P/FB2N) for ±1 % output accuracy under load and line variation.
Its digital control core includes an I2C-FM+ interface (up to 1 MHz), four configurable GPIOs (GPIO0–GPIO4), interrupt reporting (nIRQ), power-good signaling (PG), and Dynamic Voltage Control that adjusts output voltage in real time based on processor load-enabling adaptive power management in SoC/FPGA-based automotive ECUs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input voltage range | 2.8 V to 5.5 V - supports direct connection to automotive 3.3 V or 5 V rails without pre-regulation. |
| Output voltage range | 0.3 V to 1.9 V per channel - covers core voltages for modern automotive CPUs, GPUs, and LPDDR4/5 memory. |
| Max output current | 5 A per channel - enables single-IC power delivery for high-performance digital loads without parallel phases. |
| Switching frequency | 4 MHz nominal - allows use of ultra-small 220 nH inductors and compact 20 µF ceramic output capacitors. |
| Voltage accuracy | ±1 % static, ±5 % dynamic - ensures stable rail regulation during load transients in safety-critical ADAS modules. |
| Operating temperature | −40 °C to +105 °C ambient - meets extended thermal requirements for under-dash and center-console automotive locations. |
| Qualification | AEC-Q100 Grade 2 - certified for automotive applications with junction temperature up to +125 °C. |
| Package | 24-pin FCQFN, 3.3 mm × 4.8 mm, wettable flanks - supports automated optical inspection (AOI) and reliable solder joint formation in high-reliability PCB assembly. |
Pinout & Package
DA9131-XXRT1-A uses a 24-pin FCQFN package (3.3 mm × 4.8 mm) with wettable flanks for enhanced solder joint reliability in automotive manufacturing. The package integrates power, analog, and digital I/O terminals in a thermally optimized layout with dedicated PGND and AGND planes.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVDD1, PVDD2 (pins 1–2, 15–16) | Power supply inputs | Dedicated input supplies for Channel 1 and Channel 2 - enable independent input routing and noise isolation between rails. |
| LX1, LX2 (pins 23–24, 17–18) | Switch node outputs | High-current buck switch nodes - connect directly to external 220 nH inductors; require tight loop layout for EMI control. |
| FB1P/FB1N, FB2P/FB2N (pins 4–5, 12–13) | Differential remote sense inputs | Enable Kelvin sensing at load point - maintains ±1 % regulation accuracy despite PCB trace IR drop in multi-layer automotive boards. |
| SCL/GPIO3, SDA/GPIO4 (pins 3, 6) | I2C interface / GPIO | FM+ compatible (1 MHz) serial bus with configurable pull-up - supports daisy-chaining multiple DA9131-XXRT1-A devices using CONF/GPIO0 for address selection. |
| CONF/GPIO0 (pin 10) | Configuration input / GPIO | Hardware-selectable I2C slave address (0x48 or 0x49) - eliminates need for external address jumpers in multi-PMIC designs. |
| IC_EN (pin 7) | Global enable input | Active-high chip enable - synchronizes startup sequencing with system power controller; supports hardware reset coordination. |
| PG (pin ? - not listed in pin table but referenced in Figures 2–3) | Power-good indicator | Open-drain output signaling valid regulation on both channels - used for downstream power sequencing and fault monitoring in ECU boot flow. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated power stage | Fully integrated high- and low-side MOSFETs per channel - eliminates external FETs, gate drivers, and Schottky diodes, reducing BoM count and solution footprint by >30 %. |
| Dynamic Voltage Control (DVC) | Real-time output voltage adjustment via I2C register write or dedicated GPIO - reduces CPU/GPU active power by up to 25 % during low-load states in navigation and telematics ECUs. |
| Remote differential sensing | Separate FB1P/FB1N and FB2P/FB2N inputs - compensates for PCB trace resistance up to 50 mΩ, enabling accurate regulation at DDR memory or GPU die location without layout constraints. |
| Configurable GPIOs | Four multi-function pins (GPIO0–GPIO4) supporting I2C, DVC, PG indication, and interrupt assertion - replaces discrete logic and simplifies system-level signal routing in space-constrained center console modules. |
| Thermal & fault protection | Integrated junction temperature monitoring, cycle-by-cycle current limiting, and automatic shutdown at TJ ≥ 150 °C - eliminates need for external thermal sensors or current-sense resistors in ASIL-B compliant designs. |
Applications
| ADAS Camera Module Power Supply | Automotive Infotainment SoC Core Rail |
|---|---|
Use Scenario: Dual-rail power for 8 MP image sensor and ISP SoC in forward-facing ADAS camera, operating continuously at −40 °C to +105 °C ambient. IC Role / Device Role / Timing Role: Primary PMIC delivering 1.1 V @ 4 A (ISP core) and 1.8 V @ 3 A (sensor I/O) with synchronized soft-start and remote sensing. Use Value: ±1 % output accuracy and 4 MHz switching minimize voltage droop during image capture bursts, while wettable-flank QFN ensures long-term solder joint integrity under thermal cycling. |
Use Scenario: High-efficiency core and I/O rail generation for quad-core ARM Cortex-A76 automotive infotainment SoC with dynamic DVFS. IC Role / Device Role / Timing Role: Dual-buck regulator implementing Dynamic Voltage Control via I2C to scale core voltage from 1.2 V (full load) to 0.7 V (idle), coordinated with SoC power management firmware. Use Value: Reduces average SoC power consumption by 18 % during UI rendering and audio playback, extending thermal headroom in sealed dashboard enclosures. |
| Automotive Cluster Display ECU | Telematics Control Unit (TCU) DDR Memory Rail |
Use Scenario: Compact power solution for TFT-LCD display driver and graphics accelerator in digital instrument cluster, requiring fast transient response and low EMI. IC Role / Device Role / Timing Role: Dual-channel buck supplying 1.0 V @ 3.5 A (GPU) and 1.2 V @ 2.5 A (display controller), with programmable soft-start to prevent inrush-induced brownout during ignition-on sequence. Use Value: 4 MHz operation enables <5 mm² total inductor area per channel, meeting strict height and EMI limits for thin cluster bezel designs. |
Use Scenario: Stable, low-noise 1.1 V supply for LPDDR4x memory in cellular-connected TCU operating in vehicle vibration and RF-noise environments. IC Role / Device Role / Timing Role: Dedicated buck converter with differential remote sensing (FB2P/FB2N) placed adjacent to DDR BGA ballout, minimizing loop inductance and improving PSRR above 100 kHz. Use Value: ±5 % dynamic accuracy under 2 A/µs load steps prevents memory read/write errors during LTE handover events, ensuring OTA update reliability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel automotive buck regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MPQ4436-AEC1 | Single-channel, 6 A, 2.5 V–6 V input; no remote sensing; I2C interface optional (requires external EEPROM). | Requires two devices for dual-rail; lacks DVC and differential feedback - less suitable for precision SoC core regulation. | Select when cost-sensitive single-rail designs dominate and remote sensing is not required. |
| TPS659421-Q1 | Multi-rail PMIC (4 buck + LDOs); 3.0 V–5.5 V input; 0.5 V–1.5 V output; ±2 % accuracy; 2.2 MHz switching. | Higher integration but larger 48-pin VQFN; lower switching frequency increases inductor size; no wettable flanks. | Select when full-system power sequencing (including LDOs and watchdog) is needed alongside dual bucks. |
Compared with MPQ4436-AEC1 and TPS659421-Q1, the DA9131-XXRT1-A uniquely combines dual 5 A buck channels, 4 MHz operation, wettable-flank packaging, and true differential remote sensing in a 24-pin FCQFN - making it optimal for space-constrained, high-accuracy automotive SoC and DDR power delivery where thermal reliability and layout flexibility are critical.
Availability
DA9131-XXRT1-A is available at Aetrix Electronics and suitable for vehicle infotainment systems, ADAS camera modules, and automotive telematics requiring stable component supply, AEC-Q100 compliance, and long-term automotive lifecycle support.
Supply support for DA9131-XXRT1-A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power management, and SoC solutions for automotive, industrial, and infrastructure markets.
The DA9131-XXRT1-A belongs to Renesas' DA-series automotive PMIC portfolio, designed specifically for high-efficiency, high-accuracy power delivery to next-generation automotive processors, GPUs, and memory subsystems in safety-critical ADAS and infotainment domains.
FAQ
What is the maximum supported I2C clock frequency for the DA9131-XXRT1-A?
The DA9131-XXRT1-A supports Fast Mode Plus (FM+) I2C communication up to 1 MHz. This high-speed interface enables rapid register configuration and real-time Dynamic Voltage Control updates during processor load transitions. The SCL/GPIO3 and SDA/GPIO4 pins are internally pulled down and require external 2.2 kΩ pull-ups to AVDD. All I2C timing parameters-including setup, hold, and pulse widths-are fully specified in Table 11 of the R16DS0569EJ0300 datasheet, ensuring robust operation in noisy automotive environments.
Does the DA9131-XXRT1-A support remote sensing on both output channels?
Yes, the DA9131-XXRT1-A provides dedicated differential remote sense inputs for both channels: FB1P/FB1N for Channel 1 and FB2P/FB2N for Channel 2. Each pair enables Kelvin connection directly at the load point, compensating for PCB trace resistance and maintaining ±1 % output voltage accuracy under varying load and temperature conditions. This capability is essential for regulating CPU and DDR rails where voltage margin is tightly constrained, and it is validated across the full −40 °C to +105 °C ambient range per AEC-Q100 Grade 2 requirements.
What is the purpose of the CONF/GPIO0 pin on the DA9131-XXRT1-A?
The CONF/GPIO0 pin on the DA9131-XXRT1-A serves a dual function: as a hardware configuration input to select one of two I2C slave addresses (0x48 or 0x49), or as a general-purpose input/output when configured via register. When used for address selection, it eliminates the need for external address strapping resistors in multi-PMIC systems-such as those powering separate SoC and GPU rails-reducing layout complexity and improving routing density in compact automotive ECUs. Its behavior is controlled by the SYS_CONFIG_0 register bit [CONF_EN].
How does the DA9131-XXRT1-A implement Dynamic Voltage Control (DVC)?
The DA9131-XXRT1-A implements Dynamic Voltage Control (DVC) through two independent pathways: software-controlled register writes via its I2C-FM+ interface, or hardware-triggered adjustment using a dedicated GPIO pin (e.g., GPIO2). DVC dynamically scales the output voltage of either buck channel in response to processor load state-e.g., lowering CPU core voltage from 1.2 V to 0.7 V during idle-to reduce dynamic power dissipation. The feature is fully integrated with internal DACs and feedback loop compensation, requiring no external components, and is documented in Section 5.1.4 and Register Maps BUCK_BUCK1_0–BUCK_BUCK2_6 of the datasheet.
Is the DA9131-XXRT1-A pin-to-pin compatible with other Renesas DA-series PMICs?
No, the DA9131-XXRT1-A is not pin-to-pin compatible with other Renesas DA-series PMICs such as the DA9062 or DA9230. It uses a unique 24-pin FCQFN package with specific pin assignments-including dual LX1/LX2 outputs, separate PVDD1/PVDD2 supplies, and dedicated FB pairs-that differ in count, function, and layout from earlier generations. Migration requires PCB redesign and firmware adaptation. Compatibility is limited to functional equivalence within the DA913x family (e.g., DA9130 variants), but even then, pin mapping and register definitions must be verified against individual datasheets.
DA9131-XXRT1-A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 24-PowerUFQFN
- Packaging:
- Tray
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.3V
- Voltage - Output (Max):
- 1.9V
- Current - Output:
- 10A
- Frequency - Switching:
- 4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount, Wettable Flank
- Supplier Device Package:
- 24-FCQFN (3.3x4.8)
DA9131-XXRT1-A FAQ
1.How can I place an order for DA9131-XXRT1-A through Aetrix?
Please submit a Request for Quotation (RFQ) for DA9131-XXRT1-A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DA9131-XXRT1-A reliable?
The price and inventory of DA9131-XXRT1-A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DA9131-XXRT1-A is usually 5 days.
3.What payment methods are accepted for DA9131-XXRT1-A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DA9131-XXRT1-A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DA9131-XXRT1-A?
DA9131-XXRT1-A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DA9131-XXRT1-A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DA9131-XXRT1-A?
For technical support, including DA9131-XXRT1-A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DA9131-XXRT1-A requirements.
6.How does Aetrix verify that DA9131-XXRT1-A is sourced from the original manufacturer or authorized distributors?
All DA9131-XXRT1-A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DA9131-XXRT1-A meets industry standards.
7.What is the process for return or replacement of DA9131-XXRT1-A?
All DA9131-XXRT1-A units undergo pre-shipment inspection (PSI). If there is an issue with DA9131-XXRT1-A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DA9131-XXRT1-A part is unused and in its original packaging.
Return procedure for DA9131-XXRT1-A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DA9131-XXRT1-A Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
