Renesas DA9213-XXFSC
- Part No.:
- DA9213-XXFSC
- Manufacturer:
- Renesas
- Package:
- 66-VFBGA
- Datasheet:
-
DA9213-XXFSC.pdf
- Description:
- IC REG BUCK ADJ 20A 66VFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,807
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DA9213-XXFSC from Renesas Electronics is a multi-phase PMIC configured as a single four-phase synchronous buck converter delivering up to 20 A output current for CPU/GPU/DDR rails in portable devices. It operates from 2.8 V to 5.5 V input, regulates output voltage from 0.3 V to 1.57 V (extendable to 4.3 V with external divider), and features 3 MHz switching frequency, ±1% static output accuracy, and remote sensing at point of load.
For engineers reviewing the DA9213-XXFSC datasheet, DA9213-XXFSC pinout, DA9213-XXFSC application, or DA9213-XXFSC equivalent, key selection criteria include its 20 A four-phase architecture, I²C/SPI-compatible interface with configurable address, dynamic voltage control (DVC) support, integrated over-temperature/over-current protection, and WL-CSP/VFBGA package options for space-constrained mobile designs.
Technical Context
The DA9213-XXFSC implements a fully integrated four-phase interleaved synchronous buck topology with programmable phase shedding across light-to-heavy loads. Its digital core supports real-time DVC via register writes or dedicated DVS pin, enabling adaptive voltage scaling synchronized with processor workload states.
It integrates dual power stages per phase (PMOS/NMOS), on-die current sensing, and precision remote feedback (FBAP/FBAN) to maintain ±1% static regulation under line/load transients up to 10 A/µs. The 3 MHz fixed-frequency PWM mode ensures compatibility with low-profile 0.22 µH inductors while minimizing output capacitance requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 20 A max (4 × 5 A phases), enabling single-rail CPU core supply without external parallelization |
| Input Voltage Range | 2.8 V to 5.5 V - directly compatible with single-cell Li-ion battery systems (3.0–4.35 V nominal) |
| Output Voltage Range | 0.3 V to 1.57 V programmable; extends to 4.3 V with external resistor divider for DDR or I/O rail flexibility |
| Switching Frequency | 3 MHz nominal - allows use of compact 0.22 µH inductors and reduces output ripple without increasing ESR demands |
| Output Accuracy | ±1% static (VBUCK ≥ 1 V), ensuring stable operation for sub-1 V advanced process nodes |
| Transient Response | 10 A/µs slew rate capability - maintains tight regulation during rapid CPU DVFS transitions |
| Protection Features | Integrated over-current, over-temperature, and VDDIO under-voltage lockout - eliminates need for discrete monitoring circuitry |
| Interface | I²C/SPI-compatible 2-/4-wire bus with GPI-configurable address - supports multi-PMIC coordination on shared bus |
Pinout & Package
DA9213-XXFSC is available in two package variants: 66-ball WL-CSP with 0.4 mm pitch and 66-ball VFBGA with 0.5 mm pitch. Both packages support identical pin mapping and thermal performance profiles per JEDEC board simulation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VDD_A1–VDD_A2 VDD_B1–VDD_B2 |
Phase supply inputs | Four independent 2.8–5.5 V input rails for each buck phase - must be connected to VSYS with local decoupling |
| LX_A1–LX_A2 LX_B1–LX_B2 |
Switching node outputs | Four high-side/lower-side node connections - drive external inductors and require low-inductance layout to minimize EMI |
| FBAP / FBAN FBBP / FBBN |
Remote sense inputs | Differential feedback for Buck A (and Buck B on DA9214/DA9215); unused pins on DA9213 are NC - enables precise PoL regulation |
| IC_EN | Enable control | Active-high logic input - controls global device power-up sequence and soft-start activation |
| nIRQ | Interrupt output | Open-drain status signal indicating fault conditions (OCP, OTP, UVLO) or DVC completion events |
| SDA / SCL nCS / SO / GPIx |
Communication & GPIO | Configurable I²C/SPI interface plus 5 general-purpose I/Os - supports host-controlled sequencing and system-level monitoring |
Key Features
| Feature | Design Value |
|---|---|
| Dynamic Voltage Control (DVC) | Hardware- and register-controlled adaptive output adjustment - synchronizes rail voltage with CPU DVFS states to reduce dynamic power by up to 30% |
| Automatic Phase Shedding | Real-time load-dependent phase enable/disable - maintains >85% efficiency from 10 mA to 20 A without manual mode switching |
| Integrated Power Switches | Low RDS(on) PMOS (26 mΩ WL-CSP) and NMOS (18 mΩ WL-CSP) per phase - eliminates external FETs and Schottky diodes |
| Remote Sensing Architecture | Differential feedback (FBAP/FBAN) referenced at point-of-load - compensates for PCB IR drop to ensure ±1% regulation at load, not IC pin |
| Programmable Soft Start | Configurable ramp time (50 µs typical) - limits inrush current into bulk capacitors and prevents input voltage sag during power-up |
| Thermal & Electrical Protection | On-die temperature sensor with programmable OTP threshold, per-phase OCP with 4000–7000 mA range, and VDDIO UVLO - no external components required |
Applications
| Smartphone Application Processor Supply | Tablet GPU Core Rail |
|---|---|
|
Use Scenario: Powers ARM-based big.LITTLE CPU clusters requiring fast transient response during burst workloads. IC Role / Device Role / Timing Role: Primary four-phase buck regulator delivering 20 A at 0.85 V with DVC tracking Cortex-A78/A55 frequency scaling. Use Value: Maintains ±1% output accuracy during 10 A/µs load steps, eliminating need for external compensation and reducing total solution size by 35% vs. discrete solutions. |
Use Scenario: Supplies Mali-G78 GPU cores in high-resolution tablet platforms with aggressive power gating. IC Role / Device Role / Timing Role: Single-rail 20 A buck converter with automatic phase shedding and remote sensing for stable 0.9 V GPU core voltage. Use Value: Achieves 92% peak efficiency across 10 mA–20 A load range and supports seamless DVC transitions within 5 µs latency. |
| Ultrabook DDR5 Memory Subsystem | Mobile Media Player SoC Platform |
|
Use Scenario: Generates DDR5 VDDQ (1.25 V) and VPP (1.8 V) rails using external resistor divider configuration. IC Role / Device Role / Timing Role: Configured in extended-range mode (1.57–4.3 V) to deliver dual regulated outputs from one IC footprint. Use Value: Enables single-IC DDR5 power delivery with ±1.5% total accuracy including divider tolerance, reducing BOM count by two LDOs. |
Use Scenario: Powers application SoC in Android-based media players with thermal constraints in sealed enclosures. IC Role / Device Role / Timing Role: Four-phase buck supplying 1.1 V SoC core with integrated OTP supervision and interrupt-driven thermal throttling. Use Value: On-die temperature monitoring triggers nIRQ assertion at 115 °C, allowing host firmware to initiate cooling before shutdown. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar multi-phase buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP8859GQ-Z (Monolithic Power) | Three-phase 15 A max; no integrated DVC pin; requires external resistor network for voltage scaling | Lacks hardware DVS pin and remote sensing - less suitable for CPU DVFS-coupled designs | Prefer when cost sensitivity outweighs need for adaptive voltage control and PoL accuracy |
| TPS65981 (Texas Instruments) | Two independent dual-phase bucks (2×10 A); separate I²C addresses per rail; no shared phase control | Supports independent regulation of CPU + GPU rails but lacks unified 4-phase interleaving for single-rail 20 A | Choose when discrete rail control and isolation between processing domains are required |
Compared with MP8859GQ-Z and TPS65981, DA9213-XXFSC uniquely delivers true four-phase interleaving in a single IC with hardware DVC, remote sensing, and unified phase management - making it optimal for space-constrained, high-transient mobile SoC supplies where efficiency, accuracy, and integration density are critical.
Availability
DA9213-XXFSC is available at Aetrix Electronics and suitable for smartphone CPU power delivery, tablet GPU core regulation, and ultrabook DDR5 memory subsystems requiring stable component supply across high-volume production cycles.
Supply support for DA9213-XXFSC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog power, and timing solutions for automotive, industrial, and consumer electronics.
The DA9213-XXFSC belongs to Renesas' DA92xx family of highly integrated PMICs designed specifically for multi-core application processors in battery-powered portable devices demanding ultra-fast transient response and adaptive power management.
FAQ
What is the maximum output current capability of the DA9213-XXFSC?
The DA9213-XXFSC delivers up to 20 A continuous output current as a single four-phase buck converter, with each phase rated for 5 A. This is confirmed in the datasheet's system description and electrical specifications table, where IO_MAX per phase is specified as 5000 mA and DA9213 is explicitly defined as operating "as a single four-phase buck converter delivering up to 20 A output current." The DA9213-XXFSC achieves this without external FETs due to fully integrated power stages.
Does the DA9213-XXFSC support dynamic voltage scaling (DVS) via hardware pin or only through registers?
Yes, the DA9213-XXFSC supports Dynamic Voltage Control (DVC) via both methods: direct register writes over I²C/SPI and through a dedicated DVS input pin. The datasheet confirms this dual-mode capability in the overview section and functional description, stating DVC "supports adaptive adjustment… either via direct register writes… or via an input pin." This allows system designers to implement either firmware-controlled or hardware-synchronized voltage scaling depending on SoC interface availability.
What package options are available for the DA9213-XXFSC, and are they pin-compatible?
The DA9213-XXFSC is offered in two mechanically distinct but functionally identical packages: 66-ball WL-CSP with 0.4 mm pitch and 66-ball VFBGA with 0.5 mm pitch. Pin assignments are identical across both packages as shown in Figures 4 and 5 of the datasheet, and Table 2 lists all pin functions without package differentiation. However, they are not physically interchangeable due to different ball pitch and mounting requirements - board layout must match the selected variant.
Can the DA9213-XXFSC regulate output voltages above 1.57 V, and how is that achieved?
Yes, the DA9213-XXFSC supports output voltages from 1.57 V up to 4.3 V using an external resistor divider connected between VOUT and the FBAN pin, with FBAP tied to VOUT. This configuration is explicitly documented in the datasheet's overview and Section 5.1.6 ("Variable VOUT above 1.57 V"). The internal reference remains fixed at 0.6 V, and the divider ratio scales the feedback loop accordingly - enabling flexible use for DDR, I/O, or auxiliary rails beyond core CPU voltage ranges.
How does the DA9213-XXFSC handle thermal protection, and is the threshold configurable?
The DA9213-XXFSC includes integrated over-temperature protection (OTP) with a default trip point of 125 °C, as specified in Table 14 of the datasheet. While the primary threshold is fixed, the device provides register-accessible temperature supervision data and allows configuration of interrupt behavior (nIRQ assertion) upon detection. It does not support user-programmable OTP thresholds - the protection is hard-coded for reliability in portable applications where junction temperature must remain below 150 °C absolute maximum.
DA9213-XXFSC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 66-VFBGA
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable (Programmable)
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.8V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.3V
- Voltage - Output (Max):
- 4.3V
- Current - Output:
- 20A
- Frequency - Switching:
- 3MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 66-VFBGA (5.75x3.55)
DA9213-XXFSC FAQ
1.How can I place an order for DA9213-XXFSC through Aetrix?
Please submit a Request for Quotation (RFQ) for DA9213-XXFSC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DA9213-XXFSC reliable?
The price and inventory of DA9213-XXFSC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DA9213-XXFSC is usually 5 days.
3.What payment methods are accepted for DA9213-XXFSC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DA9213-XXFSC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DA9213-XXFSC?
DA9213-XXFSC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DA9213-XXFSC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DA9213-XXFSC?
For technical support, including DA9213-XXFSC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DA9213-XXFSC requirements.
6.How does Aetrix verify that DA9213-XXFSC is sourced from the original manufacturer or authorized distributors?
All DA9213-XXFSC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DA9213-XXFSC meets industry standards.
7.What is the process for return or replacement of DA9213-XXFSC?
All DA9213-XXFSC units undergo pre-shipment inspection (PSI). If there is an issue with DA9213-XXFSC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DA9213-XXFSC part is unused and in its original packaging.
Return procedure for DA9213-XXFSC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DA9213-XXFSC Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

