My Inquiry
My Account
Renesas DA9217-20V72
- Part No.:
- DA9217-20V72
- Manufacturer:
- Renesas
- Package:
- 24-UFBGA, WLCSP
- Datasheet:
-
DA9217-20V72.pdf
- Description:
- IC REG BUCK ADJ 6A 24WLCSP
- Quantity:
- Payment:
- Shipping:
Inventory:3,337
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DA9217-20V72 from Renesas Electronics is a high-performance dual-phase synchronous buck DC-DC converter IC designed for CPU/GPU/DDR core rail regulation in space-constrained mobile SoC modules. It delivers up to 6 A output current across 0.3 V–1.9 V with ±1 % static voltage accuracy, 4 MHz switching frequency, and integrated power FETs - eliminating external MOSFETs or Schottky diodes. Used in SIPP modules and smartphones for dynamic voltage scaling under processor load.
For engineers reviewing the DA9217-20V72 datasheet, DA9217-20V72 pinout, DA9217-20V72 application, or DA9217-20V72 equivalent, this page provides verified technical context, validated pin functions, real-world application constraints (e.g., remote sensing, DVC slew rate, phase shedding at 2.0 A), and confirmed alternative options for PMU-level power delivery in Li-ion battery-powered handheld platforms.
Technical Context
The DA9217-20V72 implements a single-channel, dual-phase synchronous buck topology with fully integrated high-side and low-side PMOS/NMOS power stages (RON_PMOS = 36 mΩ, RON_NMOS = 17 mΩ per phase). It supports programmable DVC transitions at five discrete slew rates (10 mV per 0.5–8 µs) and automatic phase shedding between 1- and 2-phase operation at ~2.0 A load threshold.
Control is delivered via FM+ I2C interface (up to 1 MHz) with register-mapped voltage selection (CH1_A_VOUT/CH1_B_VOUT), thermal warning (TWARN = 115–135 °C) and critical shutdown (TCRIT = 130–150 °C), and configurable GPIOs (SCL/GPIO3, SDA/GPIO4, CONF/GPIO0, GPIO1, GPIO2) supporting address selection and PG signal routing.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5 V to 5.5 V - compatible with single-cell Li-ion (3.0–4.2 V nominal) and regulated 3.3 V/5.0 V system rails. |
| Output Voltage Range | 0.3 V to 1.9 V in 10 mV steps - supports modern CPU/GPU core voltages including ARM big.LITTLE and DDR4/LPDDR4 retention levels. |
| Max Output Current | 6 A continuous - achieved using dual-phase interleaving to halve per-phase current and reduce input/output ripple. |
| Switching Frequency | 4 MHz nominal - enables use of ultra-small 0.10 µH inductors and reduces solution footprint vs. sub-2 MHz converters. |
| Voltage Accuracy | ±1 % static (≥1 V), ±10 mV static (<1 V) - ensures tight regulation for low-voltage digital cores without external trimming. |
| Thermal Protection | Thermal warning (115–135 °C) and shutdown (130–150 °C) with IRQ reporting - prevents damage during sustained high-load or poor PCB thermal design. |
| I²C Interface | FM+ compatible (up to 1 MHz) - allows fast configuration of DVC, soft-start, fault masks, and GPIO modes in boot-time sequences. |
Pinout & Package
DA9217-20V72 is housed in a 24-ball WLCSP package measuring 2.5 mm × 1.7 mm with 0.4 mm pitch, optimized for ultra-thin mobile PCBs and SIPP module integration.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PVDD1, PVDD2 | Power supply for buck power stage | Must be decoupled with 10 µF capacitors; shared rail with AVDD to minimize noise coupling into analog control loop. |
| LX1, LX2 | Buck switch node (AIO) | Connects to 100 nH inductors; high dv/dt node requiring short, low-inductance PCB traces to minimize EMI and ringing. |
| PGND1, PGND2 | Power ground for buck stage | Separate from AGND; must connect directly to power plane under inductors/capacitors to avoid ground bounce. |
| FB1P, FB1N | Differential feedback sense inputs | Enable remote sensing at point-of-load; FB1P connects to VOUT1, FB1N ties to local GND at load to reject IR drop errors. |
| SCL/GPIO3, SDA/GPIO4 | I²C clock/data or GPIO | Configurable as open-drain I²C pins (with internal pull-ups) or push-pull GPIOs; support multi-device addressing via CONF pin. |
| IC_EN | Chip enable input | Active-high logic control; pulls down output when deasserted, enabling safe sequencing with other PMU rails. |
| CONF/GPIO0 | Configuration or GPIO | Determines I²C slave address (0x60–0x67); also usable as general-purpose input/output with programmable pull-up/down. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-phase synchronous buck | Delivers 6 A with interleaved phases to cut input/output ripple by >50 % vs. single-phase, easing capacitor selection and EMI filtering. |
| Dynamic voltage control (DVC) | Five programmable slew rates (0.5–8 µs per 10 mV) enable controlled voltage transitions during DVFS, preventing logic glitches or timing violations. |
| Integrated power FETs | Eliminates need for external high-side/low-side MOSFETs and gate drivers - reduces BOM count, layout area, and thermal complexity. |
| Remote differential sensing | Compensates for PCB trace resistance between converter and SoC core, maintaining ±1 % regulation accuracy even with 100 mΩ IR drop. |
| Auto phase shedding | Switches from 2-phase to 1-phase operation below ~2.0 A, improving light-load efficiency by reducing switching losses and gate drive current. |
| Comprehensive fault protection | Includes over-current (OC), over-temperature (OT), under-voltage (UV), over-voltage (OV), and power-good monitoring - all with I²C-accessible status and mask registers. |
Applications
| Smartphone Application | Tablet PC Application |
|---|---|
|
Use Scenario: Regulating CPU core voltage during burst workloads (e.g., camera processing, gaming). IC Role / Device Role / Timing Role: Dual-phase buck converter providing adaptive DVC transitions synchronized to CPU P-states via I²C. Use Value: Enables 10 mV/µs-controlled voltage scaling to match instantaneous performance demand while maintaining ±1 % regulation at 1.0 V/4 A. |
Use Scenario: Powering GPU and DDR memory rails in fanless tablet designs with thermal constraints. IC Role / Device Role / Timing Role: Single-chip dual-rail regulator delivering 6 A total with thermal warning interrupt to throttle graphics clocks before shutdown. Use Value: Integrates thermal monitoring, phase shedding, and remote sensing to sustain 5.5 W output under 85 °C ambient without derating. |
| SIPP Module Application | Wi-Fi Module Application |
|
Use Scenario: Supplying core voltage to SoC-in-package (SIPP) modules where board space is limited to <100 mm². IC Role / Device Role / Timing Role: Ultra-compact 2.5 mm × 1.7 mm WLCSP DC-DC delivering 0.3–1.9 V with 4 MHz switching to shrink passive size. Use Value: Allows use of 0.10 µH inductors and 2×10 µF output caps - reducing total solution area by 35 % vs. 2 MHz alternatives. |
Use Scenario: Providing stable 1.1 V/1.8 V rails for Wi-Fi 6/6E baseband and RF transceivers in portable hotspots. IC Role / Device Role / Timing Role: Low-noise, fast-transient buck converter with 15 mV line transient response and programmable soft-start. Use Value: Maintains clean 1.1 V supply during RF transmit bursts (10 A/µs load steps), preventing PLL unlocking or packet loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-phase buck converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| RTQ2132B-QT | Single-channel dual-phase buck with 6 A rating, 2.7–5.5 V input, but uses external FETs and requires separate gate drivers. | Higher BOM cost and layout complexity; lacks integrated thermal shutdown and DVC slew control. | Choose when higher efficiency at >4 A is required and board space allows discrete FET placement. |
| TPS62480RHLR | 2.7–5.5 V input, 0.6–1.8 V output, 6 A max, but only single-phase with lower 2.4 MHz max frequency and no remote sensing. | Cannot support same transient performance or footprint reduction; no differential feedback for point-of-load accuracy. | Choose for simpler designs where 2-phase interleaving and ±1 % remote-sense accuracy are not required. |
Compared with RTQ2132B-QT and TPS62480RHLR, DA9217-20V72 uniquely integrates power FETs, remote differential sensing, and five-step DVC slew control in a 2.5 mm × 1.7 mm WLCSP - making it the only option that simultaneously meets smartphone SIPP module size, accuracy, and adaptive voltage requirements without external components.
Availability
DA9217-20V72 is available at Aetrix Electronics and suitable for smartphone power management, tablet PC SoC regulation, and Wi-Fi module core rail applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for DA9217-20V72 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog power management, and embedded solutions for automotive, industrial, and consumer markets.
The DA9217-20V72 belongs to Renesas' DA92xx family of highly integrated PMUs targeting mobile and wearable devices - engineered to replace multi-chip power solutions with single-WLCSP regulators supporting dynamic voltage scaling, thermal resilience, and minimal external component count.
FAQ
What is the maximum supported I²C clock frequency for DA9217-20V72?
The DA9217-20V72 supports Fast Mode Plus (FM+) I²C operation up to 1 MHz, as specified in Table 11 of the datasheet. This allows rapid configuration of DVC targets, fault masks, and GPIO modes during system boot or runtime DVFS events. The DA9217-20V72 maintains full register accessibility and interrupt reporting at this speed, with rise/fall time requirements (1000 ns/300 ns) met using standard 150 pF bus capacitance layouts.
Does DA9217-20V72 require external MOSFETs or Schottky diodes?
No, DA9217-20V72 integrates both high-side and low-side power FETs (36 mΩ PMOS and 17 mΩ NMOS per phase), eliminating the need for external MOSFETs, gate drivers, or freewheeling diodes. This integration reduces bill-of-materials count, PCB area, and thermal design complexity - a key differentiator versus discrete or controller-based buck solutions. The DA9217-20V72 achieves full 6 A capability using only two 0.10 µH inductors and four 10 µF output capacitors.
How does DA9217-20V72 implement dynamic voltage control (DVC)?
DA9217-20V72 implements DVC through register-programmable voltage transition slew rates (10 mV per 0.5/1/2/4/8 µs) applied to either CH1_A_VOUT or CH1_B_VOUT registers. Transitions are triggered by toggling CH1_VSEL or writing new target values - both produce ramped outputs to prevent logic glitches. The DA9217-20V72 supports DVC under PWM mode only; phase shedding remains active during transitions to maintain regulation stability.
What thermal protection features are built into DA9217-20V72?
DA9217-20V72 includes two-tier thermal protection: a warning flag asserted at junction temperatures of 115–135 °C (TWARN), and immediate buck shutdown at 130–150 °C (TCRIT). Both conditions generate I²C-accessible status bits (TEMP_WARN/TEMP_CRIT) and optional IRQ signals. The DA9217-20V72 also provides mask registers (M_TEMP_WARN/M_TEMP_CRIT) to suppress interrupts while retaining status visibility for host firmware thermal management.
Can DA9217-20V72 operate with only one phase enabled?
Yes, DA9217-20V72 supports automatic phase shedding below ~2.0 A load, switching from dual-phase to single-phase operation to improve light-load efficiency. This behavior is enabled by default in AUTO mode (CH1__MODE = 0b10) and can be overridden via register control to force fixed 1-phase or 2-phase operation. The DA9217-20V72 maintains full voltage regulation, soft-start, and fault protection in both configurations without requiring external reconfiguration.
DA9217-20V72 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Package/Case:
- 24-UFBGA, WLCSP
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- 0.3V
- Voltage - Output (Max):
- 1.9V
- Current - Output:
- 6A
- Frequency - Switching:
- 4MHz
- Synchronous Rectifier:
- Yes
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-WLCSP (2.48x1.68)
DA9217-20V72 FAQ
1.How can I place an order for DA9217-20V72 through Aetrix?
Please submit a Request for Quotation (RFQ) for DA9217-20V72 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DA9217-20V72 reliable?
The price and inventory of DA9217-20V72 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DA9217-20V72 is usually 5 days.
3.What payment methods are accepted for DA9217-20V72?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DA9217-20V72 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DA9217-20V72?
DA9217-20V72 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DA9217-20V72 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DA9217-20V72?
For technical support, including DA9217-20V72 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DA9217-20V72 requirements.
6.How does Aetrix verify that DA9217-20V72 is sourced from the original manufacturer or authorized distributors?
All DA9217-20V72 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DA9217-20V72 meets industry standards.
7.What is the process for return or replacement of DA9217-20V72?
All DA9217-20V72 units undergo pre-shipment inspection (PSI). If there is an issue with DA9217-20V72, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DA9217-20V72 part is unused and in its original packaging.
Return procedure for DA9217-20V72:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DA9217-20V72 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
