Analog Devices Inc. DC052A
- Part No.:
- DC052A
- Manufacturer:
- Analog Devices Inc.
- Package:
- Datasheet:
-
DC052A.pdf
- Description:
- LTC1410CSW - 12 BIT ADC WITH SHU
- Quantity:
- Payment:

- Shipping:

Inventory:2,462
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1410 from Analog Devices (formerly Linear Technology) is a 12-bit, 1.25 Msps successive-approximation analog-to-digital converter with differential sample-and-hold, internal ±2.5V bipolar input range, 71 dB S/(N + D) at Nyquist, and dual shutdown modes (Nap: 7 mW; Sleep: 10 µW). It serves as a high-speed data acquisition front-end in telecom baseband receivers and spectrum analyzers.
For engineers reviewing the LTC1410 datasheet, LTC1410 pinout, LTC1410 application, or LTC1410 equivalent, key selection criteria include its 20 MHz full-power bandwidth, no-pipeline-delay parallel output, ±1 LSB INL/DNL over temperature, internal 2.5 V reference with 15 ppm/°C tempco, and true differential input rejection of 60 dB common-mode noise.
Technical Context
The LTC1410 implements a capacitor-based successive approximation register (SAR) architecture with an integrated differential sample-and-hold circuit. Its 20 MHz full-power bandwidth enables undersampling of RF IF signals up to 625 kHz without aliasing degradation, while the 60 dB CMRR supports ground-loop-free measurement of low-level sensor outputs.
Digital interface uses asynchronous µP-compatible control: active-low CONVST initiates conversion, BUSY indicates completion, and RD enables three-state parallel output (D11–D0). No external clock or timing synchronization is required due to factory-trimmed internal oscillator with guaranteed ≤750 ns conversion time.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with no missing codes - guarantees monotonic transfer function for closed-loop control feedback. |
| Sampling Rate | 1.25 Msps maximum - supports real-time digitization of baseband signals up to 625 kHz (Nyquist). |
| S/(N + D) | 71 dB at 600 kHz input - enables ≥11.5 ENOB for high-fidelity spectral analysis in communications test equipment. |
| INL / DNL | ±1 LSB max over temperature - ensures accurate amplitude linearity in precision instrumentation and calibration systems. |
| Input Range | ±2.5 V bipolar - simplifies interfacing with op-amp-driven sensors and AC-coupled signal chains without level-shifting. |
| Power Modes | Nap (7 mW) and Sleep (10 µW) - allows dynamic power scaling in battery-powered portable analyzers and remote data loggers. |
| Reference | Internal 2.500 V ±15 ppm/°C - eliminates external reference component count while maintaining stability across industrial temperature range. |
Pinout & Package
28-pin SO Wide (SW) plastic package - 11.5 mm × 17.9 mm body, 1.27 mm pitch, gull-wing leads; compatible with standard surface-mount reflow profiles and manual prototyping.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +AIN (1) | Differential analog input positive | Accepts ±2.5 V input; paired with –AIN for common-mode noise rejection up to 60 dB. |
| –AIN (2) | Differential analog input negative | Enables true differential acquisition; may be grounded for single-ended operation. |
| VREF (3) | 2.50 V reference output | Provides buffered internal reference; can be overdriven with external 2.25–2.75 V source for span adjustment. |
| REFCOMP (4) | Reference amplifier compensation | Requires 10 µF tantalum || 0.1 µF ceramic bypass to AGND for stable reference operation. |
| AGND (5) | Analog ground reference | Single-point star ground for all analog circuitry; must be isolated from digital grounds. |
| D11–D4 (6–13) | MSB-aligned parallel data outputs | Three-state outputs active when CS = LOW and RD = LOW; D11 is MSB. |
| DGND (14) | Digital logic ground | Tied to AGND at single point; supplies internal control logic and SAR core. |
| D3–D0 (15–18) | LSB-aligned parallel data outputs | Completes 12-bit word; D0 is LSB; same timing and drive strength as D11–D4. |
| OGND (19) | Output driver ground | Separate return for output buffers; tied to AGND to minimize digital switching noise coupling into analog section. |
| NAP/SLP (20) | Shutdown mode select | High = Nap mode (fast wake-up, 7 mW); Low = Sleep mode (ultra-low power, 10 µW). |
| SHDN (21) | Shutdown enable | Active-low input; asserts selected Nap/Sleep mode when driven LOW. |
| RD (22) | Data read strobe | Enables output drivers only when CS is LOW; data valid on rising edge of BUSY. |
| CONVST (23) | Conversion start | Falling-edge triggered; initiates acquisition and conversion sequence with no pipeline delay. |
| CS (24) | Chip select | Active-low enable for CONVST and RD recognition; disables outputs when HIGH. |
| BUSY (25) | Conversion status indicator | Active-low open-drain output; goes HIGH at end of conversion to signal data validity. |
| VSS (26) | Negative supply (–5 V) | Must be bypassed with 10 µF tantalum || 0.1 µF ceramic to AGND; absolute max –6 V. |
| DVDD (27) | Positive digital supply (5 V) | Shorted internally to AVDD; bypassed identically to AVDD for clean logic rail. |
| AVDD (28) | Positive analog supply (5 V) | Bypassed with 10 µF tantalum || 0.1 µF ceramic to AGND; absolute max 6 V. |
Key Features
| Feature | Design Value |
|---|---|
| No pipeline delay | Immediate data availability after BUSY rise - eliminates FIFO buffering in real-time DSP interfaces. |
| Dual shutdown modes | Configurable Nap (200 ns wake-up) or Sleep (10 µW) - enables adaptive power management in portable test gear. |
| True differential inputs | 60 dB CMRR up to 100 kHz - rejects ground bounce and EMI in mixed-signal PCB layouts. |
| Internal reference with tempco | 2.500 V ±15 ppm/°C - meets industrial-grade accuracy without external trimming components. |
| 20 MHz full-power bandwidth | Supports direct sampling of IF signals up to 625 kHz - avoids external antialiasing filter complexity. |
Applications
| Telecommunications Baseband Receiver | Digital Signal Processing Front-End |
|---|---|
Use Scenario: Digitizing I/Q channels in 3G/4G LTE femtocell baseband processors. IC Role / Device Role / Timing Role: High-speed ADC capturing complex baseband waveforms at 1.25 Msps with precise amplitude fidelity. Use Value: 71 dB S/(N + D) preserves EVM performance; differential inputs suppress PCB layout–induced crosstalk between I and Q paths. | Use Scenario: Real-time FFT engine input stage in portable audio spectrum analyzers. IC Role / Device Role / Timing Role: Sampling analog microphone or line-level signals for frequency-domain analysis. Use Value: 20 MHz bandwidth captures harmonics beyond audible range; no pipeline delay ensures deterministic latency for trigger-based capture. |
| Multiplexed Data Acquisition System | Imaging System Signal Chain |
Use Scenario: Channelized sensor monitoring in industrial PLC analog input modules. IC Role / Device Role / Timing Role: High-accuracy ADC for multiplexed thermocouple, RTD, and strain gauge measurements. Use Value: ±1 LSB INL enables <0.025% FS linearity error; bipolar ±2.5 V range accommodates both positive and negative transducer outputs. | Use Scenario: Digitizing CCD/CMOS sensor analog outputs in medical X-ray or dental imaging detectors. IC Role / Device Role / Timing Role: Low-noise, high-linearity ADC converting pixel charge integrator outputs. Use Value: 82 dB THD minimizes harmonic artifacts in grayscale reproduction; 12-bit resolution supports >4096 intensity levels per pixel. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8326IDB | 16-bit, 500 ksps, SPI interface, single-supply (2.7–5.5 V), no internal reference | Higher resolution but lower speed; requires external reference and level-shifting for bipolar input | Choose for precision DC-coupled measurements where throughput <500 ksps suffices. |
| MAX1190ECM+ | 12-bit, 1.25 Msps, parallel interface, ±5 V supplies, 70 dB S/(N + D), no shutdown modes | Similar speed and resolution but lacks Nap/Sleep modes and has lower AC performance | Choose when ultra-low-power operation is not required and legacy ±5 V supply rails are fixed. |
Compared with ADS8326IDB and MAX1190ECM+, the LTC1410 uniquely combines 1.25 Msps throughput, internal reference, dual shutdown modes, and true differential inputs - making it optimal for portable, battery-aware, high-fidelity data acquisition where board space and supply complexity are constrained.
Availability
LTC1410 is available at Aetrix Electronics and suitable for telecommunications infrastructure, digital signal processing hardware, and high-speed data acquisition systems requiring stable component supply across extended temperature ranges.
Supply support for LTC1410 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC1410 belongs to ADI's legacy Linear Technology high-speed precision ADC product line, engineered for demanding data acquisition applications where speed, linearity, and power efficiency must coexist without compromise.
FAQ
What is the maximum sampling rate supported by the LTC1410?
The LTC1410 supports a guaranteed maximum sampling rate of 1.25 Msps. This is achieved with a total throughput time (acquisition + conversion) of ≤800 ns, enabling real-time digitization of signals up to the Nyquist frequency of 625 kHz. The internal clock is factory-trimmed to ensure this performance across the full industrial temperature range (–40°C to +85°C) without external timing components.
Does the LTC1410 require an external reference voltage?
No, the LTC1410 does not require an external reference voltage. It integrates a factory-trimmed, temperature-compensated 2.500 V bandgap reference with ±15 ppm/°C tempco, available at the VREF pin. However, the VREF pin can be overdriven with an external 2.25–2.75 V reference (e.g., LT1019A-2.5) for improved accuracy or input span adjustment, as documented in the LTC1410 datasheet Figure 8b.
How does the LTC1410 handle differential versus single-ended analog inputs?
The LTC1410 accepts both differential and single-ended analog inputs via +AIN and –AIN pins. In differential mode, it rejects common-mode noise up to 60 dB, ideal for noisy environments. In single-ended mode, –AIN is grounded and +AIN accepts a 0–5 V or ±2.5 V signal depending on reference configuration. The sample-and-hold acquires both inputs simultaneously, preserving phase coherence critical for I/Q demodulation.
What are the power consumption characteristics of the LTC1410 in shutdown modes?
The LTC1410 offers two distinct low-power states: Nap mode draws 7–12 mW (1.5–2.3 mA on VDD, 10–200 µA on VSS) with 200 ns wake-up time; Sleep mode draws only 0.01–1 mW (1–100 µA on both supplies) but requires longer wake-up. These modes are selected via NAP/SLP and enabled by SHDN, enabling aggressive power cycling in portable instrumentation without sacrificing startup responsiveness.
Can the LTC1410 interface directly with a microprocessor bus without additional logic?
Yes, the LTC1410 is designed for direct µP bus interfacing using standard memory-mapped control signals: CS, RD, and CONVST. Its three-state parallel outputs (D11–D0), BUSY status flag, and no-pipeline-delay architecture eliminate the need for glue logic or FIFOs. When CS and RD are asserted, data appears on the bus synchronized to BUSY's rising edge - matching timing requirements of common 8051, ARM, and DSP platforms as verified in the LTC1410 digital interface section.
DC052A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Box
- Product Status:
- Active
- Number of A/D Converters:
- 1
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 1.25M
- Data Interface:
- Parallel
- Input Range:
- ±2.5V
- Power (Typ) @ Conditions:
- 160mW @ 1.25MSPS
- Utilized IC / Part:
- LTC1410
- Contents:
- Board(s)
DC052A FAQ
1.How can I place an order for DC052A through Aetrix?
Please submit a Request for Quotation (RFQ) for DC052A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DC052A reliable?
The price and inventory of DC052A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DC052A is usually 5 days.
3.What payment methods are accepted for DC052A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DC052A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DC052A?
DC052A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DC052A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DC052A?
For technical support, including DC052A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DC052A requirements.
6.How does Aetrix verify that DC052A is sourced from the original manufacturer or authorized distributors?
All DC052A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DC052A meets industry standards.
7.What is the process for return or replacement of DC052A?
All DC052A units undergo pre-shipment inspection (PSI). If there is an issue with DC052A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DC052A part is unused and in its original packaging.
Return procedure for DC052A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DC052A Tags

-
1083
Adafruit Industries LLC

-
1085
Adafruit Industries LLC

-
ADS7038Q1EVM-PDK
Texas Instruments

-
ADS8688EVM-PDK
Texas Instruments

-
EVAL-AD7606C18FMCZ
Analog Devices Inc.

-
ADS1232REF
Texas Instruments

-
EVAL-AD4134FMCZ
Analog Devices Inc.

-
EVAL-AD7768FMCZ
Analog Devices Inc.

-
ADC128S102EVM
Texas Instruments

-
ADS124S08EVM
Texas Instruments

-
ADC6140EVM-PDK
Texas Instruments

-
ADS7066EVM-PDK
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

