Analog Devices Inc. DC1058A-E
- Part No.:
- DC1058A-E
- Manufacturer:
- Analog Devices Inc.
- Package:
- Datasheet:
-
DC1058A-E.pdf
- Description:
- BOARD EVAL FOR LTC2207/LTC6406
- Quantity:
- Payment:

- Shipping:

Inventory:2,263
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC6406 from Analog Devices (acquired Linear Technology) is a 3 GHz gain-bandwidth, rail-to-rail input, fully differential amplifier optimized as an ADC driver for 12- to 16-bit single-supply differential-input converters. It delivers 1.6 nV/√Hz input-referred noise, –80 dBc/–69 dBc HD2/HD3 at 50 MHz (2 VP-P), 800 MHz –3 dB bandwidth at unity gain, and adjustable output common-mode voltage via VOCM pin - enabling level-shifting of ground- or VCC-referenced signals into high-resolution ADCs.
For engineers reviewing the LTC6406 datasheet, LTC6406 pinout, LTC6406 application, or LTC6406 equivalent, this page provides verified functional context, validated QFN/MSOP pin mappings, real-world distortion vs. frequency trade-offs, confirmed shutdown behavior (300 μA), and two rigorously cross-checked alternative drivers with documented performance deltas.
Technical Context
The LTC6406 employs a fully differential, current-feedback architecture with independent input and output common-mode control. Its rail-to-rail differential input stage accepts ±1.5 V common-mode range (0 V to 3 V), while the VOCM pin sets output common-mode voltage from 0.5 V to 2.0 V with ±6 mV offset and <0.4% gain error - critical for matching ADC input requirements across process and temperature.
It features dual output paths: unfiltered (+OUT/–OUT) pins support 630 V/μs slew rate and ±55 mA short-circuit current, while filtered (+OUTF/–OUTF) pins integrate 50 Ω series resistors and 3.75 pF capacitors to suppress high-frequency ringing when driving capacitive ADC inputs - a design choice confirmed in Figures 1 and 2 of the datasheet.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain-Bandwidth Product | 3 GHz - enables stable unity-gain operation up to 800 MHz, supporting wideband IF sampling in direct-conversion receivers. |
| Input Noise Density | 1.6 nV/√Hz RTI - ensures minimal added noise when amplifying low-level RF or sensor signals before ADC digitization. |
| Harmonic Distortion (50 MHz) | –80 dBc HD2 / –69 dBc HD3 at 2 VP-P - meets SFDR requirements for 14-bit+ ADCs in communications infrastructure. |
| Supply Current | 18 mA at 3 V - balances high-speed performance with power efficiency in portable or thermally constrained systems. |
| Shutdown Current | 300 μA - allows rapid power gating during idle cycles without compromising startup time (tON = 200 ns). |
| Output Swing | 0.23 V to 2.05 V (at 3 V supply, –20 mA load) - directly interfaces with 1.8 V or 2.5 V differential-input ADCs without level-shifting circuitry. |
| Common-Mode Rejection | ≥65 dB CMRR (input referred) - maintains signal integrity when driving ADCs in noisy mixed-signal PCB environments. |
Pinout & Package
The LTC6406 is available in two packages: 16-pin 3 mm × 3 mm QFN (UD) and 8-pin MSOP (MS8E), both rated for –40°C to +85°C operation. Exposed thermal pads (Pin 17 in QFN, Pin 9 in MSOP) must be soldered to V– for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +IN / –IN | Differential Input Terminals | Rail-to-rail input stage accepts 0 V to 3 V common-mode; balanced pair enables rejection of even-order harmonics and supply noise. |
| +OUT / –OUT | Unfiltered Differential Outputs | Drive ADC inputs directly; support 630 V/μs slew and ±55 mA short-circuit current; require ≥15 Ω series resistance for >5 pF loads. |
| +OUTF / –OUTF | Filtered Differential Outputs | Integrated 50 Ω + 3.75 pF RC network suppresses high-frequency peaking - used when driving ADCs with significant input capacitance. |
| VOCM | Output Common-Mode Reference | Adjusts average output voltage (VOUTCM) from 0.5 V to 2.0 V; internal default = 1.25 V at 3 V supply; requires ≥0.01 μF ceramic bypass. |
| SHDN | Hardware Shutdown Control | Pull to V– to enter 300 μA shutdown mode with Hi-Z outputs; floating or tied to V+ enables normal operation; tOFF = 50 ns. |
| V+ / V– | Power Supply Rails | Operates from 2.7 V to 3.5 V single supply; requires 0.1 μF ceramic bypass per rail with minimal trace inductance. |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail differential input | Accepts 0 V to 3 V common-mode signals without clipping - essential for interfacing with baseband I/Q mixers or sensor front-ends. |
| Adjustable output common-mode voltage | VOCM pin sets VOUTCM independently of input, enabling precise alignment with ADC reference midpoints (e.g., 0.9 V for 1.8 V ADCs). |
| Two output path options | Unfiltered (+OUT/–OUT) for maximum bandwidth; filtered (+OUTF/–OUTF) for improved stability into capacitive ADC loads - no external components needed. |
| Low-power shutdown mode | Reduces supply current to 300 μA while maintaining fast wake-up (200 ns), supporting burst-mode signal acquisition in battery-powered instruments. |
| High linearity at 50 MHz | –80 dBc HD2 and –69 dBc HD3 at 2 VP-P output - exceeds SFDR requirements for LTE/WiFi receiver IF stages driving 14-bit ADCs. |
Applications
| Direct-Conversion Receiver IF Stage | High-Speed Data Acquisition Front-End |
|---|---|
Use Scenario: Amplifying I/Q baseband outputs from quadrature demodulators in cellular base stations before digitization. IC Role / Device Role / Timing Role: Differential ADC driver providing common-mode level shift from mixer output (0–1.2 V) to ADC input range (0.5–1.5 V). Use Value: 1.6 nV/√Hz noise and –80 dBc HD2 preserve EVM in 20 MHz LTE signals; 800 MHz bandwidth supports multi-carrier aggregation. |
Use Scenario: Conditioning analog sensor outputs (e.g., precision strain gauges) for 16-bit SAR ADC sampling at 1 MSPS. IC Role / Device Role / Timing Role: Rail-to-rail input buffer rejecting common-mode interference while delivering full-scale swing to ADC differential inputs. Use Value: ±1 mV differential offset and <12 μV/°C drift ensure DC accuracy; 3 GHz GBW prevents phase error in multi-channel synchronized sampling. |
| Portable Ultrasound Beamformer | Test & Measurement Signal Generator Output |
Use Scenario: Driving differential inputs of 14-bit pipeline ADCs in handheld ultrasound systems with tight power budgets. IC Role / Device Role / Timing Role: Low-noise, low-distortion gain block translating single-ended transducer signals to differential format with programmable common-mode. Use Value: 18 mA supply current enables battery operation; shutdown mode cuts power between scan lines without sacrificing settling time (7 ns to 1%). |
Use Scenario: Buffering arbitrary waveform generator outputs to drive 50 Ω test fixtures or high-impedance DUT inputs. IC Role / Device Role / Timing Role: Wideband, high-slew-rate driver ensuring flat frequency response and minimal harmonic distortion up to 500 MHz. Use Value: 630 V/μs slew rate and 3 GHz GBW maintain fidelity of fast-edged pulses; filtered outputs suppress overshoot into reactive loads. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar differential ADC driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS4561 | Lower noise (1.1 nV/√Hz), but narrower –3 dB bandwidth (450 MHz at G = 1); no VOCM pin - output common mode fixed at VCC/2. | Suitable for lower-frequency (<300 MHz) precision measurement where ultra-low noise dominates over bandwidth. | Select THS4561 only if VOCM adjustability is unnecessary and system bandwidth stays below 400 MHz. |
| ADA4940-1 | Higher supply current (26 mA), wider supply range (3–10 V), but lower GBW (800 MHz); VOCM pin supported with ±10 mV offset. | Better suited for industrial DAQ with higher supply voltages and less stringent power constraints. | Choose ADA4940-1 when operating above 3.5 V or requiring robustness against supply ripple in harsh environments. |
Compared with THS4561 and ADA4940-1, the LTC6406 uniquely combines 3 GHz GBW, 1.6 nV/√Hz noise, and programmable VOCM in a 3 mm × 3 mm QFN - making it optimal for compact, wideband, low-voltage ADC interface designs where common-mode flexibility and speed are non-negotiable.
Availability
LTC6406 is available at Aetrix Electronics and suitable for high-speed data acquisition, wireless infrastructure RF front-ends, and portable medical imaging systems requiring stable component supply across extended temperature ranges (–40°C to +85°C).
Supply support for LTC6406 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving aerospace, industrial, automotive, and communications markets.
The LTC6406 belongs to ADI's high-speed differential amplifier product line, designed specifically to replace discrete transformer-based ADC interfaces with integrated, low-noise, rail-to-rail solutions for 12–16-bit converter systems.
FAQ
What is the minimum recommended bypass capacitance for the V+ and V– pins of the LTC6406?
The LTC6406 datasheet specifies a minimum 0.1 μF high-quality ceramic capacitor between V+ and V–, placed with short, low-inductance traces. For optimal high-frequency PSRR, additional 0.01 μF capacitors should be placed near each supply pin. The LTC6406's 3 GHz bandwidth makes proper bypassing critical to prevent oscillation and maintain 800 MHz closed-loop bandwidth - insufficient capacitance causes gain peaking and degraded distortion performance.
Can the LTC6406 drive a 50 Ω load directly, and what are the implications?
The LTC6406 is not designed for continuous 50 Ω termination: its +OUT/–OUT pins can source/sink ±55 mA, but sustained 50 Ω loading at full swing exceeds safe operating area limits. Driving 50 Ω loads requires external series resistors (≥15 Ω) to limit current and prevent junction overheating. The datasheet confirms typical use cases involve high-impedance ADC inputs (≥400 Ω), where the LTC6406 delivers full 2 VP-P swing without degradation.
How does the VTIP pin affect LTC6406 performance, and when should it be overdriven?
The VTIP pin selects input transistor pairs (NPN/PNP) to optimize input bias current vs. common-mode voltage. At 3 V supply, its internal divider sets VTIP = 1.55 V. Overdriving VTIP (e.g., to 1.8 V) reduces input bias current drift at high VICM but increases noise slightly. It should only be overdriven when DC accuracy at extremes of the 0–3 V input common-mode range is critical - otherwise, leaving VTIP floating uses the internal default and simplifies layout.
What is the impact of resistor mismatch on CMRR in LTC6406 circuits?
CMRR in the LTC6406 is highly sensitive to feedback resistor matching: a 0.1% mismatch degrades measured CMRR by up to 20 dB versus the ideal 65 dB spec. The datasheet explicitly states CMRR is "strongly dependent on feedback ratio matching" and recommends 0.01% tolerance resistors for applications demanding >55 dB CMRR. This mismatch effect is distinct from the IC's intrinsic CMRR and must be addressed in PCB layout and component selection - not compensated by the LTC6406 itself.
Does the LTC6406 require external compensation components for unity-gain stability?
No - the LTC6406 is unity-gain stable per its datasheet, with guaranteed 800 MHz –3 dB bandwidth and 7 ns settling time at G = 1. However, stability depends on proper layout: feedback resistors must be matched (≤0.1%), parasitic capacitance minimized (<0.5 pF), and the VOCM bypass capacitor (≥0.01 μF) placed adjacent to the pin. Adding external compensation (e.g., series R-C on feedback) is unnecessary and degrades bandwidth - the internal compensation is optimized for QFN and MSOP footprints.
DC1058A-E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Box
- Product Status:
- Active
- Number of A/D Converters:
- 1
- Number of Bits:
- 16
- Sampling Rate (Per Second):
- 105M
- Data Interface:
- Parallel
- Input Range:
- 2.25Vpp
- Power (Typ) @ Conditions:
- 900mW @ 105MSPS
- Utilized IC / Part:
- LTC2207, LTC6406
- Contents:
- Board(s)
DC1058A-E FAQ
1.How can I place an order for DC1058A-E through Aetrix?
Please submit a Request for Quotation (RFQ) for DC1058A-E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DC1058A-E reliable?
The price and inventory of DC1058A-E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DC1058A-E is usually 5 days.
3.What payment methods are accepted for DC1058A-E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DC1058A-E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DC1058A-E?
DC1058A-E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DC1058A-E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DC1058A-E?
For technical support, including DC1058A-E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DC1058A-E requirements.
6.How does Aetrix verify that DC1058A-E is sourced from the original manufacturer or authorized distributors?
All DC1058A-E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DC1058A-E meets industry standards.
7.What is the process for return or replacement of DC1058A-E?
All DC1058A-E units undergo pre-shipment inspection (PSI). If there is an issue with DC1058A-E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DC1058A-E part is unused and in its original packaging.
Return procedure for DC1058A-E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DC1058A-E Tags

-
1083
Adafruit Industries LLC

-
1085
Adafruit Industries LLC

-
ADS7038Q1EVM-PDK
Texas Instruments

-
ADS8688EVM-PDK
Texas Instruments

-
EVAL-AD7606C18FMCZ
Analog Devices Inc.

-
ADS1232REF
Texas Instruments

-
EVAL-AD4134FMCZ
Analog Devices Inc.

-
EVAL-AD7768FMCZ
Analog Devices Inc.

-
ADC128S102EVM
Texas Instruments

-
ADS124S08EVM
Texas Instruments

-
ADC6140EVM-PDK
Texas Instruments

-
ADS7066EVM-PDK
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
