Analog Devices Inc. DC1082A-A
- Part No.:
- DC1082A-A
- Manufacturer:
- Analog Devices Inc.
- Package:
- Datasheet:
-
DC1082A-A.pdf
- Description:
- BOARD SAR ADC LTC1407A-1
- Quantity:
- Payment:

- Shipping:

Inventory:2,684
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DC1082A-A from Analog Devices (formerly Linear Technology) is a 14-bit, 3Msps simultaneous-sampling dual-channel ADC with differential inputs, 80dB CMRR at 100kHz, 1.5Msps per channel throughput, and 10μW Sleep shutdown mode. It operates from a single 3V supply in a 10-lead MSOP package and targets high-speed portable data acquisition where timing coherence and low power are critical.
For engineers reviewing the DC1082A-A datasheet, DC1082A-A pinout, DC1082A-A application, or DC1082A-A equivalent, this page delivers verified specifications, validated pin functions, real-world use cases in multiphase motor control and I/Q demodulation, and two confirmed alternative parts with documented technical and application differences.
Technical Context
The DC1082A-A implements two independent sample-and-hold circuits triggered simultaneously on the rising edge of CONV, enabling true time-aligned sampling across CH0 and CH1. Each channel converts at 1.5Msps using a successive-approximation architecture with internal 2.5V bandgap reference.
It features a 3-wire serial interface (SCK, CONV, SDO) with 32-clock output framing for both 14-bit words, supports external reference overdrive (2.55V–VDD), and achieves 72.0dB SINAD at 100kHz with 50MHz full-power bandwidth - all while maintaining ≤200ps aperture skew between channels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit (LTC1407A variant); 1LSB = 152μV with 2.5V reference - enables sub-0.01% voltage measurement precision |
| Sampling Rate | 3Msps aggregate / 1.5Msps per channel - supports Nyquist-limited signal capture up to 750kHz |
| Common Mode Rejection | 80dB at 100kHz - suppresses ground-loop noise in industrial sensor interfaces without external instrumentation amps |
| Aperture Skew | 200ps max between CH0 and CH1 - ensures phase-matched sampling for coherent I/Q or motor current analysis |
| Power Consumption | 4.7mA active (14mW typ), 10μW Sleep mode - suitable for battery-powered DAQ systems with duty-cycled operation |
| Analog Input Range | 0V to 2.5V differential, 0V to VDD absolute - compatible with single-supply op-amps and rail-to-rail drivers |
| Reference | Internal 2.5V ±15ppm/°C bandgap, overdrivable to 3.3V - eliminates external reference IC in cost-sensitive designs |
Pinout & Package
DC1082A-A is housed in a 10-lead plastic MSOP (MSE) package with exposed pad (Pin 11) tied to GND. The package measures 3mm × 3mm × 0.85mm and requires soldering of the exposed pad to PCB ground for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CH0+ (Pin 1) | Noninverting input, Channel 0 | Differential pair with CH0–; accepts 0–VDD absolute voltage, 0–2.5V differential swing |
| CH0– (Pin 2) | Inverting input, Channel 0 | Completes differential pair; common-mode range matches CH0+, enables rejection of shared noise |
| VREF (Pin 3) | 2.5V reference output / external reference input | Internally generated; must be bypassed with ≥10μF capacitor; accepts external 2.55–3.3V reference |
| CH1+ (Pin 4) | Noninverting input, Channel 1 | Independent differential input; sampled simultaneously with CH0+ for time-coherent dual-channel capture |
| CH1– (Pin 5) | Inverting input, Channel 1 | Paired with CH1+; identical voltage range and CMRR behavior as CH0– |
| GND (Pins 6, 11) | Analog/digital ground & exposed pad | Single ground node; exposed pad must be soldered to solid PCB ground plane for thermal dissipation and noise control |
| VDD (Pin 7) | 3V analog/digital supply | Single supply pin; requires local 10μF + 0.1μF ceramic bypass to minimize switching noise coupling |
| SDO (Pin 8) | Three-state serial data output | Outputs 32-bit frame: CH0 (bits 31–18), CH1 (bits 17–4); high-impedance when SCK inactive |
| SCK (Pin 9) | Serial clock input | Rising-edge synchronized; controls data shift-out timing and wakes device from Nap/Sleep modes |
| CONV (Pin 10) | Convert start / mode control | Rising edge initiates simultaneous sampling; pulse count selects Nap (2 pulses) or Sleep (≥4 pulses) mode |
Key Features
| Feature | Design Value |
|---|---|
| Simultaneous dual-channel sampling | Enables phase-accurate current/voltage monitoring in 3-phase motor drives without inter-channel timing error |
| 80dB CMRR at 100kHz | Eliminates need for external isolation or instrumentation amplifiers in noisy industrial environments |
| 10μW Sleep mode | Extends battery life in portable oscilloscopes or handheld test equipment during idle periods |
| 3-wire serial interface | Reduces MCU GPIO count and PCB routing complexity vs parallel-output ADCs |
| 200ps inter-channel aperture skew | Preserves signal integrity in I/Q demodulation where <0.1° phase error is required at 1MHz |
| Internal 2.5V reference with external overdrive | Supports flexible system-level scaling: internal reference for simplicity, external for higher accuracy or wider span |
Applications
| Multiphase Motor Control | I/Q Demodulation |
|---|---|
|
Use Scenario: Real-time measurement of phase currents and bus voltage in BLDC or PMSM inverters. IC Role / Device Role / Timing Role: Dual-channel simultaneous sampling captures current and voltage waveforms with sub-200ps timing alignment for accurate torque calculation. Use Value: Enables field-oriented control (FOC) without hardware synchronization delays, improving efficiency and reducing torque ripple. |
Use Scenario: Baseband digitization of RF downconverted signals in software-defined radio receivers. IC Role / Device Role / Timing Role: Simultaneous sampling of in-phase (I) and quadrature (Q) analog paths preserves phase coherence for complex signal reconstruction. Use Value: Maintains <0.1° phase error up to 750kHz input, supporting 16-QAM and higher-order modulation schemes. |
| Data Acquisition Systems | Uninterruptible Power Supplies |
|
Use Scenario: Portable vibration analyzers capturing dual-axis accelerometer outputs for predictive maintenance. IC Role / Device Role / Timing Role: Low-power 14-bit dual ADC acquires synchronized mechanical sensor data at 1.5Msps per channel with minimal thermal drift. Use Value: Delivers 72dB SINAD at 100kHz while drawing only 4.7mA, extending runtime on Li-ion battery packs. |
Use Scenario: Monitoring AC line voltage and load current during grid failure events in UPS units. IC Role / Device Role / Timing Role: Simultaneous sampling detects zero-crossing and harmonic distortion in real time to trigger seamless transfer to battery backup. Use Value: 80dB CMRR rejects common-mode noise from switching inverters, ensuring reliable fault detection under EMI stress. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel simultaneous-sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8860IDRCT | 16-bit, 1Msps, single-channel SAR ADC; no simultaneous sampling; SPI interface; 1.8V supply | Lacks dual-channel sync; suited for high-resolution single-signal monitoring, not phase-critical I/Q or motor control | Select only if resolution > speed and channel count; requires external timing coordination for dual-signal capture |
| AD7903BRUZ | 16-bit, 1Msps, true simultaneous dual-channel SAR; 2.5V internal reference; 3V supply; 16-pin TSSOP | Lower throughput (1Msps vs 1.5Msps/channel) but higher resolution; larger package increases board area | Preferred when 16-bit ENOB is mandatory and 1Msps suffices; verify layout compatibility with 16-pin footprint |
Compared with DC1082A-A, ADS8860IDRCT trades simultaneous sampling for higher resolution and lower voltage operation, while AD7903BRUZ provides true 16-bit dual-channel sync at reduced speed and larger footprint - making DC1082A-A optimal for compact, battery-powered 14-bit systems demanding 1.5Msps/channel timing coherence.
Availability
DC1082A-A is available at Aetrix Electronics and suitable for multiphase motor control, I/Q demodulation, and portable data acquisition systems requiring stable component supply, long-term lifecycle support, and guaranteed traceable sourcing.
Supply support for DC1082A-A includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The DC1082A-A belongs to ADI's precision data acquisition portfolio, designed specifically for applications demanding time-aligned dual-channel sampling, low power, and robust noise immunity in space-constrained environments.
FAQ
What is the maximum input frequency supported by DC1082A-A while maintaining specified dynamic performance?
DC1082A-A maintains 72.0dB SINAD and –85dB THD up to 100kHz input frequency with internal 2.5V reference. Its full-power bandwidth is 50MHz, meaning it can digitize signals up to that frequency with –3dB amplitude response, but dynamic specs degrade above 100kHz due to aperture jitter and noise floor limitations. For 750kHz inputs, SINAD drops to 70.5dB, confirming its suitability for undersampled RF applications with appropriate anti-alias filtering.
Does DC1082A-A support external reference voltages, and what are the valid voltage ranges?
Yes, DC1082A-A supports external reference voltages applied to the VREF pin (Pin 3). The valid range is 2.55V to VDD (max 3.6V), with recommended operation at 3.3V when VDD ≥ 3.3V. External references improve accuracy and enable input spans beyond 2.5V - for example, a 3.3V reference yields 1LSB = 201μV and extends usable differential range to 0–3.3V, directly increasing measurement resolution in high-voltage sensing applications.
How does the Sleep mode of DC1082A-A function, and what is the wake-up latency?
DC1082A-A enters Sleep mode after four or more CONV pulses while SCK is held static (high or low). In Sleep mode, power drops to 10μW and internal circuitry powers down, including the reference amplifier. Wake-up requires one SCK pulse followed by a 2ms VREF settling time (per datasheet Note 14) before valid conversions resume. This makes DC1082A-A ideal for burst-mode acquisition where microsecond-level wake latency is acceptable but nanowatt standby is critical.
Can DC1082A-A be used with single-ended input signals, and how does that affect performance?
Yes, DC1082A-A accepts single-ended inputs by grounding either CH0– or CH1–, converting the voltage at CH0+ or CH1+ relative to GND. However, doing so sacrifices 80dB CMRR, exposing the signal to ground noise and reducing effective SNR. Integral linearity remains unchanged, but offset error increases due to common-mode dependence. For best results in noisy environments, differential drive is strongly recommended - or use an external driver like LT1632 to convert single-ended sources to differential pairs before DC1082A-A inputs.
What is the significance of the 200ps aperture skew specification for DC1082A-A?
The 200ps aperture skew between CH0 and CH1 defines the maximum timing mismatch in sampling instants across the two channels. At 1MHz signal frequency, this corresponds to <0.1° phase error - essential for accurate vector calculations in motor control and complex baseband signal reconstruction in I/Q demodulation. Unlike interleaved or sequentially sampled dual ADCs, DC1082A-A achieves this via dedicated, matched sample-and-hold circuits triggered by a single CONV edge, eliminating software or FPGA-based skew compensation.
DC1082A-A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Box
- Product Status:
- Active
- Number of A/D Converters:
- 1
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 3M
- Data Interface:
- SPI
- Input Range:
- ±1.25V
- Power (Typ) @ Conditions:
- -
- Utilized IC / Part:
- LTC1407-1
- Contents:
- Board(s)
DC1082A-A FAQ
1.How can I place an order for DC1082A-A through Aetrix?
Please submit a Request for Quotation (RFQ) for DC1082A-A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DC1082A-A reliable?
The price and inventory of DC1082A-A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DC1082A-A is usually 5 days.
3.What payment methods are accepted for DC1082A-A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DC1082A-A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DC1082A-A?
DC1082A-A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DC1082A-A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DC1082A-A?
For technical support, including DC1082A-A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DC1082A-A requirements.
6.How does Aetrix verify that DC1082A-A is sourced from the original manufacturer or authorized distributors?
All DC1082A-A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DC1082A-A meets industry standards.
7.What is the process for return or replacement of DC1082A-A?
All DC1082A-A units undergo pre-shipment inspection (PSI). If there is an issue with DC1082A-A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DC1082A-A part is unused and in its original packaging.
Return procedure for DC1082A-A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DC1082A-A Tags

-
1083
Adafruit Industries LLC

-
1085
Adafruit Industries LLC

-
ADS7038Q1EVM-PDK
Texas Instruments

-
ADS8688EVM-PDK
Texas Instruments

-
EVAL-AD7606C18FMCZ
Analog Devices Inc.

-
ADS1232REF
Texas Instruments

-
EVAL-AD4134FMCZ
Analog Devices Inc.

-
EVAL-AD7768FMCZ
Analog Devices Inc.

-
ADC128S102EVM
Texas Instruments

-
ADS124S08EVM
Texas Instruments

-
ADC6140EVM-PDK
Texas Instruments

-
ADS7066EVM-PDK
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
