Analog Devices Inc. DC1350A-A
- Part No.:
- DC1350A-A
- Manufacturer:
- Analog Devices Inc.
- Package:
- Datasheet:
-
DC1350A-A.pdf
- Description:
- EVAL BOARD FOR LTC2246H
- Quantity:
- Payment:

- Shipping:

Inventory:3,017
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC2246H from Analog Devices (acquired Linear Technology) is a 14-bit, 25Msps low-power pipelined ADC designed for high-dynamic-range signal digitization in demanding imaging and broadband communication systems. It operates from a single 3V supply, delivers 74.5dB SNR and 90dB SFDR at 5MHz input, supports –40°C to 125°C automotive/industrial environments, and features flexible ±0.5V to ±1V differential input range with internal 1.5V VCM reference.
For engineers reviewing the LTC2246H datasheet, LTC2246H pinout, LTC2246H application, or LTC2246H equivalent, key selection considerations include its 48-pin LQFP package, clock duty cycle stabilizer capability, shutdown/nap modes, 1LSB RMS transition noise, and compatibility with transformer- or amplifier-based differential analog drive circuits.
Technical Context
The LTC2246H implements a six-stage CMOS pipelined architecture with 5-cycle pipeline latency and synchronous sampling triggered on the rising edge of a single-ended CLK input. Its sample-and-hold uses 4pF sampling capacitors and achieves 575MHz full-power bandwidth with <0.2psRMS aperture jitter.
It integrates a programmable reference system: SENSE pin selection configures ±0.5V or ±1V input range; MODE pin selects offset binary/2's complement output format and enables/disables the internal clock duty cycle stabilizer PLL; REFH/REFL pins require dual-capacitor bypassing (0.1μF + 2.2μF) for optimal SFDR performance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit with no missing codes over temperature - guarantees monotonicity and full code coverage in closed-loop control or precision measurement. |
| Sample Rate | 25Msps maximum - supports Nyquist-limited baseband signals up to 12.5MHz without aliasing in communications receivers. |
| SNR / SFDR | 74.5dB SNR and 90dB SFDR at 5MHz - enables >12-bit effective resolution in narrowband IF sampling applications. |
| Input Range | ±0.5V to ±1V differential - selectable via SENSE pin; ±1V yields best SNR, ±0.5V improves SFDR by reducing harmonic distortion. |
| Power Dissipation | 75mW typical at 25Msps - enables thermally constrained embedded designs with minimal heatsinking in LQFP packages. |
| Operating Temp | –40°C to 125°C - qualified for under-hood automotive sensors, industrial motor drives, and outdoor wireless infrastructure. |
| Reference | Internal 1.5V bandgap VCM with ±25ppm/°C tempco - provides stable common-mode bias for external differential drivers without external reference ICs. |
Pinout & Package
48-pin (7mm × 7mm) plastic LQFP package with exposed pad (LX), θJA = 53°C/W, TJMAX = 150°C. Pin 1 marked by dot; pins numbered counterclockwise.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1,4,9,13,15,18,24,25,29,32,36,37,48) | ADC Power Ground | Separate analog ground return path; must be connected to low-impedance system ground plane to minimize PSRR degradation and INL error. |
| AIN+, AIN– (Pins 2,3) | Differential Analog Input | High-Z inputs accepting ±0.5V or ±1V swing around 1.5V common mode; require matched 100Ω source impedance for optimal SFDR. |
| REFH, REFL (Pins 5,6,7,8) | ADC Reference Voltage Inputs | High- and low-reference nodes requiring 0.1μF + 2.2μF ceramic bypassing to suppress switching noise coupling into conversion accuracy. |
| VDD (Pins 10,11,12,46,47) | Analog Supply | 2.8V–3.5V single supply powering core ADC and S/H; each pin requires local 0.1μF ceramic decoupling to GND. |
| CLK (Pin 14) | Sampling Clock Input | Single-ended CMOS/TTL-compatible input; rising edge triggers sampling; duty cycle stabilizer enabled via MODE pin for non-50% clocks. |
| SHDN, OE (Pins 16,17) | Power Management Control | SHDN + OE combinations enable normal operation (both low), high-Z outputs (SHDN low/OE high), nap mode (SHDN high/OE low, 15mW), or shutdown (both high, 2mW). |
| D0–D13 (Pins 19–23,26–28,33–35,38–40) | Parallel Digital Outputs | 14-bit LVCMOS outputs with separate OVDD (Pin 31) rail (0.5V–3.6V); D13 = MSB; bus-relinquish time ≤10ns ensures clean timing margins. |
| SENSE, MODE, VCM (Pins 43,42,44,45) | Configuration & Bias | SENSE sets input range; MODE selects output format and duty cycle stabilizer; VCM provides 1.5V bias with 2.2μF bypass for external driver referencing. |
Key Features
| Feature | Design Value |
|---|---|
| Flexible Input Range Selection | ±0.5V or ±1V differential range set by SENSE pin voltage - allows trade-off between SNR (±1V) and SFDR (±0.5V) without hardware change. |
| Integrated Clock Duty Cycle Stabilizer | On-chip PLL locks to non-50% input clocks and generates internal 50% duty cycle - eliminates external clock conditioning circuitry for FPGA or microcontroller sources. |
| Low-Power Operating Modes | 15mW nap mode (SHDN high, OE low) and 2mW shutdown (both high) - extends battery life in portable test equipment and intermittent-sampling systems. |
| Robust Reference Architecture | Internal 1.5V bandgap with ±25ppm/°C tempco and dedicated VCM output - reduces BOM count by eliminating external reference ICs in cost-sensitive designs. |
| High-Speed Parallel Interface | 14-bit LVCMOS outputs with programmable OVDD (0.5V–3.6V) - interfaces directly to 1.8V/2.5V/3.3V FPGAs or processors without level shifters. |
Applications
| Medical Ultrasound Imaging | Wireless Base Station IF Sampling |
|---|---|
Use Scenario: Digitizing 5–15MHz echo return signals from piezoelectric transducers in portable ultrasound machines. IC Role / Device Role / Timing Role: High-SNR front-end ADC capturing time-of-flight data with sub-millimeter spatial resolution. Use Value: 74.5dB SNR preserves weak tissue boundary reflections; 125°C rating enables fanless enclosure design near power amplifiers. |
Use Scenario: Downconverting and digitizing 70MHz IF signals in LTE macrocell remote radio heads. IC Role / Device Role / Timing Role: Wideband IF sampling ADC feeding digital predistortion (DPD) algorithms in FPGA-based transceivers. Use Value: 90dB SFDR suppresses adjacent-channel interference; 575MHz input bandwidth supports multi-carrier LTE-A aggregation. |
| Automotive Radar Signal Processing | Industrial Motor Drive Current Sensing |
Use Scenario: Capturing 77GHz FMCW radar chirp returns after IF downconversion in ADAS ECU modules. IC Role / Device Role / Timing Role: High-linearity ADC for phase-coherent sampling of beat frequency signals in real-time FFT processing. Use Value: ±1LSB INL ensures accurate distance measurement; –40°C to 125°C operation meets AEC-Q100 Grade 1 requirements. |
Use Scenario: Isolated current sensing in servo drives using shunt resistors and differential amplifiers. IC Role / Device Role / Timing Role: Precision ADC acquiring three-phase motor currents synchronized to PWM switching edges. Use Value: No missing codes prevents torque ripple; 1LSB RMS transition noise enables <0.5% current measurement accuracy at 25Msps update rate. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9246BCPZ-25 | 14-bit, 25Msps, 72dB SNR, 85dB SFDR, 3.3V supply only, no internal VCM or clock stabilizer | Requires external reference and clock conditioning; lower SFDR limits multi-tone LTE receiver use | Choose when legacy 3.3V-only systems preclude supply redesign and SFDR >85dB is not required. |
| LTC2226H | 12-bit, 25Msps, 70dB SNR, 87dB SFDR, identical pinout/package, same family timing and interface | Lower resolution but improved SFDR margin; suitable where 12-bit ENOB suffices for cost reduction | Choose for cost-sensitive applications needing identical layout compatibility but relaxed resolution requirements. |
Compared with AD9246BCPZ-25, LTC2246H offers superior SFDR and integrated reference/biasing; compared with LTC2226H, it delivers 2 extra bits of resolution at identical speed and footprint-critical for medical imaging and radar where ENOB directly impacts diagnostic accuracy or range resolution.
Availability
LTC2246H is available at Aetrix Electronics and suitable for medical imaging systems, wireless infrastructure equipment, automotive ADAS modules, and industrial motor drives requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LTC2246H includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC2246H belongs to ADI's high-speed precision ADC product line, engineered specifically for wide-dynamic-range digitization in harsh-environment applications where AC performance, thermal stability, and low power must coexist.
FAQ
What is the maximum input frequency supported by the LTC2246H before aliasing occurs?
The LTC2246H has a 25Msps sampling rate, so its Nyquist frequency is 12.5MHz. Signals above 12.5MHz will alias into the baseband unless filtered by an anti-aliasing filter. Its 575MHz full-power bandwidth ensures minimal amplitude roll-off below Nyquist, preserving signal integrity for IF sampling applications up to 12.5MHz.
Can the LTC2246H operate with a single-ended analog input?
Yes, the LTC2246H supports single-ended input: drive AIN+ with the signal and tie AIN– to VCM (1.5V). However, this degrades harmonic distortion and INL; SNR and DNL remain unchanged. For optimal performance, differential drive is strongly recommended per the datasheet's application circuits.
How does the MODE pin affect the LTC2246H's output format and clock functionality?
The MODE pin selects both output coding and clock duty cycle stabilization: grounded → offset binary, stabilizer off; 1/3VDD → offset binary, stabilizer on; 2/3VDD → 2's complement, stabilizer on; VDD → 2's complement, stabilizer off. This dual function simplifies system-level clock sourcing flexibility without external logic.
What is the purpose of the SENSE pin on the LTC2246H, and how should it be configured?
The SENSE pin programs the LTC2246H's input range: tied to VCM → ±0.5V differential range; tied to VDD → ±1V differential range; driven with 0.5V–1V external voltage → ±VSENSE range. It must be bypassed with 1μF ceramic capacitor to ground if externally driven, and placed close to the pin to avoid noise coupling.
Does the LTC2246H require external reference components, or is the reference fully integrated?
The LTC2246H integrates a 1.5V bandgap reference and VCM output, eliminating need for external reference ICs. However, REFH and REFL pins require external bypassing (0.1μF + 2.2μF ceramics) to maintain AC performance. An external reference can be applied via SENSE for custom ranges, but the internal reference suffices for standard ±0.5V/±1V operation.
DC1350A-A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Box
- Product Status:
- Active
- Number of A/D Converters:
- 1
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 25M
- Data Interface:
- Parallel
- Input Range:
- 2Vpp
- Power (Typ) @ Conditions:
- 75mW @ 25MSPS
- Utilized IC / Part:
- LTC2246H
- Contents:
- Board(s)
DC1350A-A FAQ
1.How can I place an order for DC1350A-A through Aetrix?
Please submit a Request for Quotation (RFQ) for DC1350A-A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DC1350A-A reliable?
The price and inventory of DC1350A-A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DC1350A-A is usually 5 days.
3.What payment methods are accepted for DC1350A-A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DC1350A-A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DC1350A-A?
DC1350A-A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DC1350A-A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DC1350A-A?
For technical support, including DC1350A-A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DC1350A-A requirements.
6.How does Aetrix verify that DC1350A-A is sourced from the original manufacturer or authorized distributors?
All DC1350A-A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DC1350A-A meets industry standards.
7.What is the process for return or replacement of DC1350A-A?
All DC1350A-A units undergo pre-shipment inspection (PSI). If there is an issue with DC1350A-A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DC1350A-A part is unused and in its original packaging.
Return procedure for DC1350A-A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DC1350A-A Tags

-
1083
Adafruit Industries LLC

-
1085
Adafruit Industries LLC

-
ADS7038Q1EVM-PDK
Texas Instruments

-
ADS8688EVM-PDK
Texas Instruments

-
EVAL-AD7606C18FMCZ
Analog Devices Inc.

-
ADS1232REF
Texas Instruments

-
EVAL-AD4134FMCZ
Analog Devices Inc.

-
EVAL-AD7768FMCZ
Analog Devices Inc.

-
ADC128S102EVM
Texas Instruments

-
ADS124S08EVM
Texas Instruments

-
ADC6140EVM-PDK
Texas Instruments

-
ADS7066EVM-PDK
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

