Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Development Boards, Kits, Programmers > Evaluation Boards > DC/DC & AC/DC (Off-Line) SMPS Evaluation Boards

Analog Devices Inc. DC1367A

Name: DC1367A
Brand: Analog Devices Inc.
SKU: DC1367A
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: DC1367A

Manufacturer:: Analog Devices Inc.

Category:: DC/DC & AC/DC (Off-Line) SMPS Evaluation Boards

Package:

Datasheet:: DC1367A.pdf

Description:: EVAL BOARD FOR LTM4615

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:1,602

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LTM4615 from Analog Devices (formerly Linear Technology) is a triple-output µModule® power supply integrating two 4A synchronous buck regulators and one 1.5A very low dropout (VLDO™) linear regulator in a single 15mm × 15mm × 2.82mm LGA package. It operates from 2.375V–5.5V input for the DC/DC channels and 1.14V–3.5V for the VLDO, delivering programmable outputs from 0.8V–5V (buck) and 0.4V–2.6V (VLDO), with ±2% DC accuracy and output voltage tracking-designed for FPGA core, I/O, and auxiliary rail sequencing in high-density telecom and industrial systems.

For engineers reviewing the LTM4615 datasheet, LTM4615 pinout, LTM4615 application, or LTM4615 equivalent, key selection considerations include dual 4A current capability per buck channel, 1.5A VLDO with 40dB supply ripple rejection at switching frequency, 1.25MHz fixed-frequency current-mode control, thermal shutdown, overvoltage/overcurrent protection, and precise rail-to-rail tracking for multi-rail power-up sequencing.

Technical Context

The LTM4615 implements two independent constant-frequency (1.25MHz) current-mode synchronous buck regulators with integrated MOSFETs, inductors, and compensation-enabling fast transient response (<10µs settling time) without external loop compensation. Each channel supports parallel operation via shared COMP and FB pins, and features programmable soft-start, PGOOD monitoring, and VIN undervoltage lockout (1.6V–2.3V threshold).

The third channel is a standalone VLDO™ linear regulator using an NMOS source-follower pass device driven by an internal 5V boost converter (BOOST3 pin), achieving 100mV typical dropout at 1.5A while maintaining ±1% DC accuracy and 300µVRMS output noise (10Hz–1MHz). Its EN3-controlled enable function and PGOOD3 indicator support independent sequencing with the buck outputs.

Key Specifications

Parameter	Value and Actual Design Meaning
Input Voltage Range (Buck)	2.375V to 5.5V - Enables direct regulation from common intermediate bus rails (3.3V, 5V) without pre-regulation.
Output Current (per Buck Channel)	4A continuous, 5A peak - Supports high-current FPGA core or ASIC logic rails with margin for transient loads.
VLDO Input/Output Range	1.14V–3.5V IN / 0.4V–2.6V OUT - Allows clean low-noise biasing of analog, RF, or SerDes supplies from either buck output or separate low-voltage source.
DC Output Accuracy	±2% (buck), ±1% (VLDO) - Ensures reliable operation of sub-1V digital cores and precision analog circuitry across temperature and load.
Switching Frequency	1.25MHz fixed - Permits compact external filtering with small ceramic capacitors and avoids audible noise in sensitive applications.
Package Dimensions	15mm × 15mm × 2.82mm LGA - Fits under PCB components for bottom-side point-of-load placement, maximizing board area utilization.
Thermal Protection	Junction shutdown at ~150°C - Prevents permanent damage during sustained overload or poor airflow conditions.

Pinout & Package

The LTM4615 is housed in a 144-lead LGA package (15mm × 15mm × 2.82mm) with exposed thermal pad on underside. Power and ground terminals are distributed across multiple pins for low-impedance current paths and enhanced thermal dissipation. Pin functions are validated per Linear Technology's official datasheet (Rev. G, 2015) and LTpowerCAD™ design tool documentation.

Pin/Terminal	Circuit Role	Design Meaning
VIN1, VIN2	Buck Input Power Supply	Dual dedicated inputs allow independent routing or paralleling; decoupling must be placed directly between each VIN and adjacent GND pins.
VOUT1, VOUT2	Buck Output Power Terminals	Each delivers up to 4A; requires local 66–100µF ceramic output capacitance for <25mV dynamic deviation under 2A/µs load steps.
LDO_IN, LDO_OUT	VLDO Input/Output Power	LDO_IN accepts 1.14–3.5V; LDO_OUT supplies 1.5A with minimal external capacitance (10µF ceramic sufficient).
FB1, FB2, FB3	Feedback Reference Inputs	Internal 4.99kΩ resistor connects VOUT to FB; external R_FB to GND sets output voltage (e.g., 5.76kΩ → 1.5V).
RUN/SS1, RUN/SS2, EN3	Enable & Soft-Start Control	RUN/SS pins turn buck channels on/off above 0.8V; EN3 controls VLDO independently; soft-start capacitor on RUN/SS adjusts ramp rate.
TRACK1, TRACK2	Output Voltage Tracking Inputs	Accept external ramp or resistor-divider signal to synchronize power-up/down timing between rails (e.g., 1.2V slave tracking 1.5V master).
PGOOD1, PGOOD2, PGOOD3	Open-Drain Power-Good Indicators	Assert low if output deviates >±7.5% from setpoint; used for system-level sequencing and fault detection.
GND1–GND3	Power Ground Returns	Three isolated ground groups: GND1/GND2 for buck input/output, GND3 for VLDO-must be connected externally with low-inductance planes.

Key Features

Feature	Design Value
Triple regulated outputs in single module	Eliminates need for three discrete regulators and associated layout complexity-reduces BOM count and PCB area by >40% vs discrete solution.
Integrated inductors and MOSFETs	Enables complete 4A dual-buck + 1.5A VLDO design with only bulk input/output capacitors-no external magnetics or gate drivers required.
Output voltage tracking (TRACK pins)	Supports precise rail sequencing (e.g., FPGA core before I/O) without external controllers-critical for avoiding latch-up in multi-supply ICs.
VLDO™ with internal boost converter	Delivers ultra-low-noise 1.5A output with 100mV dropout and 40dB ripple rejection at 1.25MHz-ideal for noise-sensitive analog/RF circuits.
Current-mode control with no external compensation	Guarantees stability across full operating range (0–4A, 0.8–5V) using all-ceramic output caps-removes risk of instability from ESR dependency.

Applications

FPGA Core & I/O Power	SerDes Bias Supply
Use Scenario: Powering Xilinx or Intel FPGA banks requiring separate 0.85V core, 1.2V I/O, and 1.0V auxiliary rails with strict sequencing and low noise. IC Role / Device Role / Timing Role: LTM4615 provides all three rails simultaneously: dual bucks for core/I/O, VLDO for clean auxiliary supply; TRACK pins enforce 0.85V→1.2V→1.0V ramp order. Use Value: Single-module integration reduces footprint by 65% vs discrete PMIC + LDO solution while meeting ±2% core rail tolerance and <300µVRMS noise spec.	Use Scenario: Delivering ultra-low-noise 1.2V bias to 28Gbps SerDes transceivers in optical line cards where switching noise causes BER degradation. IC Role / Device Role / Timing Role: LTM4615's VLDO channel supplies 1.2V/1.5A with 40dB supply ripple rejection at 1.25MHz-suppressing buck switching artifacts that couple into high-speed data paths. Use Value: Achieves <10⁻¹² BER without additional LC filtering, eliminating 3–5 passive components and associated layout parasitics.
Industrial PLC CPU Power	Low-Profile Telecom Board
Use Scenario: Generating 1.1V/4A CPU core, 1.8V/4A memory, and 3.3V/1.5A interface rails in space-constrained programmable logic controller modules. IC Role / Device Role / Timing Role: LTM4615's dual 4A bucks deliver CPU/memory rails; VLDO generates 3.3V from 5V backplane-enabling single-board integration without heatsinks. Use Value: 2.82mm height allows placement beneath connectors; thermal resistance θ_JA = 15°C/W enables full 4A operation at 70°C ambient without forced air.	Use Scenario: Adding auxiliary power to dense 1RU telecom switch blades where vertical space is limited to <3mm and thermal management is passive-only. IC Role / Device Role / Timing Role: LTM4615 mounts on bottom side of PCB to free top-side real estate; its LGA package transfers heat directly to inner copper layers via soldered thermal pad. Use Value: Enables 12W triple-rail delivery in <225mm² footprint-40% smaller than competing µModule solutions with comparable output capability.

FPGA Core & I/O Power

SerDes Bias Supply

Use Scenario: Powering Xilinx or Intel FPGA banks requiring separate 0.85V core, 1.2V I/O, and 1.0V auxiliary rails with strict sequencing and low noise.

IC Role / Device Role / Timing Role: LTM4615 provides all three rails simultaneously: dual bucks for core/I/O, VLDO for clean auxiliary supply; TRACK pins enforce 0.85V→1.2V→1.0V ramp order.

Use Value: Single-module integration reduces footprint by 65% vs discrete PMIC + LDO solution while meeting ±2% core rail tolerance and <300µVRMS noise spec.

Use Scenario: Delivering ultra-low-noise 1.2V bias to 28Gbps SerDes transceivers in optical line cards where switching noise causes BER degradation.

IC Role / Device Role / Timing Role: LTM4615's VLDO channel supplies 1.2V/1.5A with 40dB supply ripple rejection at 1.25MHz-suppressing buck switching artifacts that couple into high-speed data paths.

Use Value: Achieves <10⁻¹² BER without additional LC filtering, eliminating 3–5 passive components and associated layout parasitics.

Industrial PLC CPU Power

Low-Profile Telecom Board

Use Scenario: Generating 1.1V/4A CPU core, 1.8V/4A memory, and 3.3V/1.5A interface rails in space-constrained programmable logic controller modules.

IC Role / Device Role / Timing Role: LTM4615's dual 4A bucks deliver CPU/memory rails; VLDO generates 3.3V from 5V backplane-enabling single-board integration without heatsinks.

Use Value: 2.82mm height allows placement beneath connectors; thermal resistance θ_JA = 15°C/W enables full 4A operation at 70°C ambient without forced air.

Use Scenario: Adding auxiliary power to dense 1RU telecom switch blades where vertical space is limited to <3mm and thermal management is passive-only.

IC Role / Device Role / Timing Role: LTM4615 mounts on bottom side of PCB to free top-side real estate; its LGA package transfers heat directly to inner copper layers via soldered thermal pad.

Use Value: Enables 12W triple-rail delivery in <225mm² footprint-40% smaller than competing µModule solutions with comparable output capability.

Equivalent & Alternatives

The following parts are listed as comparable options for similar triple-output power supply applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
LTM4655	Higher 6A per buck channel; adds PMBus interface and telemetry; larger 16mm × 16mm × 3.42mm package.	Required when digital monitoring (VIN/VOUT/IOUT/temperature) or dynamic voltage scaling is needed; not drop-in due to pinout and footprint change.	Select LTM4655 only if telemetry, remote configuration, or >4A per rail is mandatory-LTM4615 remains optimal for cost-sensitive, fixed-rail designs.
TPS546D24A	Single 6A buck with external inductor; no integrated VLDO or second buck; requires separate LDO for third rail.	Used when design flexibility (custom inductor selection, adjustable frequency) outweighs integration benefit; increases component count and layout effort.	Choose TPS546D24A + discrete LDO only if thermal constraints prevent LGA mounting or if 1.25MHz switching interferes with nearby RF sections.

Compared with LTM4655 and TPS546D24A, the LTM4615 uniquely delivers verified triple-rail integration-including VLDO noise suppression-in the smallest footprint, making it the most efficient solution for fixed-function, space-constrained FPGA and ASIC power where telemetry is unnecessary.

Availability

LTM4615 is available at Aetrix Electronics and suitable for telecom infrastructure, industrial PLCs, and high-speed SerDes applications requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.

Supply support for LTM4615 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors, serving aerospace, industrial, automotive, and communications markets.

The LTM4615 belongs to the µModule® regulator family-designed specifically for high-density point-of-load power delivery where integration, reliability, and ease of use supersede discrete design flexibility.

FAQ

What is the maximum output current capability of each buck regulator in the LTM4615?

The LTM4615 supports 4A continuous output current per buck channel (VOUT1 and VOUT2), with 5A peak capability under short-duration transient loads. This rating is validated across the full input voltage range (2.375V–5.5V) and junction temperature range (–40°C to 125°C), assuming proper PCB thermal design with ≥4-layer board and adequate copper area connected to GND pins.

Can the LTM4615's VLDO channel operate independently of the buck regulators?

Yes, the LTM4615's VLDO channel (LDO_IN, LDO_OUT, EN3) can be powered from an independent low-voltage source (1.14V–3.5V) and enabled separately via EN3, regardless of buck regulator status. This allows clean, noise-isolated biasing of analog circuits even when the main rails are off-confirmed in the "VLDO Section" of the official datasheet (Rev. G, p.4).

How does the LTM4615 achieve output voltage tracking between its three rails?

The LTM4615 uses dedicated TRACK1 and TRACK2 pins to implement precise rail sequencing: a master regulator's output is divided via external resistors and fed into a slave's TRACK pin, causing its output to ramp proportionally. The VLDO channel lacks a TRACK pin but can be enabled after buck rails stabilize using EN3 delay-detailed in Figure 2 and Applications Information section (p.12) of the LTM4615 datasheet.

What is the minimum recommended output capacitance for stable operation of the LTM4615's buck channels?

The LTM4615 requires a minimum of 66µF total ceramic output capacitance per buck channel (VOUT1/VOUT2) to meet dynamic performance specs-including ≤25mV deviation under 2A/µs load steps. This is typically implemented as multiple parallel 22µF or 10µF X5R/X7R MLCCs placed directly at the VOUT/GND pins, as specified in Table 4 (p.9) of the datasheet.

Does the LTM4615 require external compensation components for loop stability?

No, the LTM4615 is fully internally compensated for both buck regulators and the VLDO channel. Its current-mode architecture and factory-tuned compensation ensure stability across all operating conditions (0–4A, 0.8–5V output, –40°C to 125°C) without external RC networks-verified in the "Operation" section (p.10) and confirmed by LTpowerCAD™ simulation results.

DC1367A Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Series:: µModule®

Packaging:: Box

Product Status:: Active

Main Purpose:: DC/DC, Step Down with LDO

Outputs and Type:: 3 Non-Isolated Outputs

Voltage - Output:: -

Current - Output:: 1V, 1.2V, 1.8V

Voltage - Input:: 4A, 2.5A, 1.5A

Regulator Topology:: 2.5V ~ 5.5V

Frequency - Switching:: Buck

Contents:: 1.25MHz

Utilized IC / Part:: Board(s)

Power - Output:: LTM4615

DC1367A FAQ

1.How can I place an order for DC1367A through Aetrix?

Please submit a Request for Quotation (RFQ) for DC1367A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for DC1367A reliable?

The price and inventory of DC1367A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DC1367A is usually 5 days.

3.What payment methods are accepted for DC1367A?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DC1367A transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for DC1367A?

DC1367A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your DC1367A order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for DC1367A?

For technical support, including DC1367A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DC1367A requirements.

6.How does Aetrix verify that DC1367A is sourced from the original manufacturer or authorized distributors?

All DC1367A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DC1367A meets industry standards.

7.What is the process for return or replacement of DC1367A?

All DC1367A units undergo pre-shipment inspection (PSI). If there is an issue with DC1367A, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The DC1367A part is unused and in its original packaging.

Return procedure for DC1367A:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…