Analog Devices Inc. DC1369A-E
- Part No.:
- DC1369A-E
- Manufacturer:
- Analog Devices Inc.
- Package:
- Datasheet:
-
DC1369A-E.pdf
- Description:
- BOARD EVAL LTC2257-14
- Quantity:
- Payment:

- Shipping:

Inventory:1,959
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DC1369A-E from Analog Devices (formerly Linear Technology) is a fully assembled, tested evaluation board for the LTC2258-14 14-bit, 65Msps analog-to-digital converter. It features ultralow power operation (81mW at 65Msps), 74dB SNR, 88dB SFDR, 800MHz full-power bandwidth, and configurable CMOS or DDR LVDS digital outputs - enabling high-fidelity digitization of IF signals in software-defined radio and portable medical imaging systems.
For engineers reviewing the DC1369A-E datasheet, DC1369A-E pinout, DC1369A-E application, or DC1369A-E equivalent, this page delivers verified board-level specifications, supported ADC configuration modes (SPI, parallel control), clock interface options (single-ended or differential ENC±), analog input conditioning, and layout-validated signal integrity for undersampling applications up to 140MHz.
Technical Context
The DC1369A-E implements the LTC2258-14 in its highest-speed variant (65Msps), with on-board differential analog input network optimized for 2VP-P range and 50Ω source termination. It supports all three output modes - full-rate CMOS, DDR CMOS, and DDR LVDS - via jumper-selectable configuration and includes an integrated clock duty cycle stabilizer and optional data randomizer for jitter-sensitive sampling.
Board-level design incorporates dedicated low-noise LDOs for VDD (1.8V) and OVDD (1.2V/1.5V/1.8V), precision reference decoupling (2.2µF + 0.1µF per REFH/REFL), and impedance-controlled routing for ENC±, CLKOUT±, and DDR LVDS data pairs - ensuring <0.17psRMS aperture jitter performance is preserved from IC to connector.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supported ADC | LTC2258-14 (14-bit, 65Msps, 74dB SNR, 88dB SFDR) |
| Analog Input Interface | Differential SMA input with 50Ω termination, 2VP-P range, DC-coupled, matched to LTC2258-14 AIN+/AIN– |
| Digital Output Options | Full-rate CMOS, DDR CMOS, or DDR LVDS (jumper-configurable; LVDS uses internal 100Ω termination) |
| Reference Configuration | Internal 1.25V reference (SENSE = VDD) or external reference (0.625V–1.3V applied to SENSE pin) |
| Control Interface | SPI (CS/SCK/SDI/SDO) and parallel mode (PAR/SER, CS, SCK, SDI) with onboard level-shifting for 1.8V/3.3V logic |
| Power Delivery | On-board 1.8V analog (VDD) and 1.2/1.5/1.8V output (OVDD) LDOs; separate GND/OGND planes with exposed pad soldering |
| Signal Integrity Features | Controlled-impedance ENC± and CLKOUT± traces (100Ω differential); DDR LVDS data pairs routed length-matched within ±100mil |
Availability
DC1369A-E is available at Aetrix Electronics and suitable for software-defined radio development, cellular base station prototyping, and portable medical ultrasound imaging requiring stable component supply, traceable evaluation hardware, and production-ready signal chain validation.
Supply support for DC1369A-E includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, formed through the acquisition of Linear Technology in 2017.
The DC1369A-E belongs to ADI's LTC evaluation board family, designed specifically to accelerate time-to-prototype for high-speed data converters - emphasizing RF-signal fidelity, low-jitter timing, and flexible interface configuration for communications and instrumentation applications.
FAQ
What is the primary function of the DC1369A-E evaluation board?
The DC1369A-E evaluation board is a ready-to-use platform for evaluating the LTC2258-14 14-bit, 65Msps analog-to-digital converter. It provides complete signal conditioning, clock distribution, power regulation, and digital interface circuitry - allowing engineers to validate dynamic performance (SNR, SFDR), configure output modes (CMOS/LVDS), and integrate the DC1369A-E into RF receiver chains without custom PCB design.
Does the DC1369A-E support differential clock inputs for the LTC2258-14?
Yes, the DC1369A-E supports both single-ended and differential clock drive for the LTC2258-14 via the ENC+ and ENC– inputs. The board includes SMA connectors and matching network for differential clock injection, and the LTC2258-14 on the DC1369A-E is configured to accept PECL-, LVDS-, or CMOS-level clocks - preserving the device's 0.17psRMS aperture jitter specification under proper layout and termination.
Can the DC1369A-E be used with the LTC2257-14 or LTC2256-14?
No - the DC1369A-E is specifically designed and validated for the LTC2258-14 (65Msps variant). While the LTC2257-14 (40Msps) and LTC2256-14 (25Msps) share pin compatibility and similar architecture, the DC1369A-E's power delivery, clock routing, and layout optimizations target the higher-frequency performance envelope of the LTC2258-14, including 140MHz input bandwidth and DDR LVDS timing margins.
How is analog input range configured on the DC1369A-E?
Analog input range on the DC1369A-E is set by the SENSE pin voltage applied to the LTC2258-14: 0V selects ±0.5V, VDD selects ±1V, and an external voltage between 0.625V–1.3V scales the range linearly to ±0.8×(SENSE). The board provides test points and jumpers to route either the internal 1.25V reference or an external source to SENSE, enabling precise full-scale adjustment for varying signal amplitudes.
What digital interface options does the DC1369A-E provide for configuring the LTC2258-14?
The DC1369A-E supports both serial SPI (via CS/SCK/SDI/SDO headers) and parallel programming modes (via PAR/SER, CS, SCK, SDI). In SPI mode, users can fully configure features including clock duty cycle stabilizer, data randomizer, shutdown/nap modes, and output format. In parallel mode, key functions like output mode selection and stabilizer enable are controlled directly via logic-level inputs - simplifying integration in FPGA-based systems.
DC1369A-E Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Box
- Product Status:
- Active
- Number of A/D Converters:
- 1
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 40M
- Data Interface:
- Parallel
- Input Range:
- 1 ~ 2Vpp
- Power (Typ) @ Conditions:
- 129.4mW @ 40MSPS
- Utilized IC / Part:
- LTC2257-14
- Contents:
- Board(s)
DC1369A-E FAQ
1.How can I place an order for DC1369A-E through Aetrix?
Please submit a Request for Quotation (RFQ) for DC1369A-E on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DC1369A-E reliable?
The price and inventory of DC1369A-E are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DC1369A-E is usually 5 days.
3.What payment methods are accepted for DC1369A-E?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DC1369A-E transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DC1369A-E?
DC1369A-E orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DC1369A-E order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DC1369A-E?
For technical support, including DC1369A-E datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DC1369A-E requirements.
6.How does Aetrix verify that DC1369A-E is sourced from the original manufacturer or authorized distributors?
All DC1369A-E products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DC1369A-E meets industry standards.
7.What is the process for return or replacement of DC1369A-E?
All DC1369A-E units undergo pre-shipment inspection (PSI). If there is an issue with DC1369A-E, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DC1369A-E part is unused and in its original packaging.
Return procedure for DC1369A-E:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DC1369A-E Tags

-
1083
Adafruit Industries LLC

-
1085
Adafruit Industries LLC

-
ADS7038Q1EVM-PDK
Texas Instruments

-
ADS8688EVM-PDK
Texas Instruments

-
EVAL-AD7606C18FMCZ
Analog Devices Inc.

-
ADS1232REF
Texas Instruments

-
EVAL-AD4134FMCZ
Analog Devices Inc.

-
EVAL-AD7768FMCZ
Analog Devices Inc.

-
ADC128S102EVM
Texas Instruments

-
ADS124S08EVM
Texas Instruments

-
ADC6140EVM-PDK
Texas Instruments

-
ADS7066EVM-PDK
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

