Analog Devices Inc. DC1369A-L
- Part No.:
- DC1369A-L
- Manufacturer:
- Analog Devices Inc.
- Package:
- Datasheet:
-
DC1369A-L.pdf
- Description:
- BOARD EVAL LTC2256-12
- Quantity:
- Payment:

- Shipping:

Inventory:2,240
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DC1369A-L from Analog Devices (formerly Linear Technology) is a fully populated, ready-to-use evaluation board for the LTC2258-12 12-bit, 65Msps ultra-low-power analog-to-digital converter. It features differential analog input, selectable CMOS or DDR LVDS outputs, 71.1dB SNR, 88dB SFDR, and single 1.8V supply operation - optimized for high-frequency undersampling in software-defined radio and portable medical imaging systems.
For engineers reviewing the DC1369A-L datasheet, DC1369A-L pinout, DC1369A-L application, or DC1369A-L equivalent, this page provides verified hardware configuration details, supported ADC modes (full-rate CMOS, DDR CMOS, DDR LVDS), clock interface options (differential ENC+/ENC–, duty cycle stabilizer), and layout-critical design guidance for RF-sensitive high-speed data acquisition.
Technical Context
The DC1369A-L implements the LTC2258-12 in its highest-speed 65Msps configuration with full-feature support: on-board differential transformer-coupled analog input path, programmable reference selection (internal/external via SENSE pin), SPI-configurable output format and randomizer, and dual-clock domain isolation between encode and digital output sections.
It supports all three digital output modes - full-rate CMOS, double-data-rate CMOS, and double-data-rate LVDS - with dedicated termination networks, adjustable OVDD (1.2V/1.5V/1.8V), and independent power domains for analog (VDD), output drivers (OVDD), and ground planes (GND/OGND) to minimize noise coupling and preserve AC performance.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Target Device | LTC2258-12 12-bit, 65Msps ADC - validated at full sample rate with production-grade signal integrity |
| Analog Input Path | Differential, transformer-coupled (Mini-Circuits TC1-1-13M+), 50Ω matched, DC-blocked, supports 1–2VP-P range |
| Digital Output Support | Full-rate CMOS, DDR CMOS, and DDR LVDS - each with on-board termination, level-shifting, and routing isolation |
| Reference Configuration | Internal 1.25V VREF + VCM bias; external reference option via SENSE pin (0.625–1.3V) |
| Power Architecture | Separate 1.8V analog (VDD), 1.2/1.5/1.8V output (OVDD), and isolated ground planes (GND/OGND) |
| Control Interface | SPI port (CS/SCK/SDI/SDO) accessible via header; supports real-time mode register readback and configuration |
| PCB Construction | 6-layer FR-4 with controlled-impedance traces, split ground planes, and RF-optimized component placement |
Availability
DC1369A-L is available at Aetrix Electronics and suitable for software-defined radio development, cellular base station prototyping, portable ultrasound front-ends, and multi-channel instrumentation requiring stable component supply and traceable evaluation hardware.
Supply support for DC1369A-L includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving communications, industrial, automotive, and healthcare markets.
The DC1369A-L belongs to ADI's Linear Technology legacy evaluation board family, designed specifically to accelerate time-to-prototype for high-speed data converters - emphasizing RF layout fidelity, signal integrity validation, and production-representative thermal and power delivery.
FAQ
What is the primary function of the DC1369A-L evaluation board?
The DC1369A-L evaluation board is a complete hardware platform for evaluating the LTC2258-12 12-bit, 65Msps analog-to-digital converter. It enables rapid characterization of AC performance (SNR, SFDR), digital interface timing (CMOS/LVDS), clock jitter sensitivity, and reference configuration options - without requiring custom PCB design. The board includes all necessary power regulation, signal conditioning, and SPI control infrastructure for immediate lab use.
Does the DC1369A-L support DDR LVDS output mode for the LTC2258-12?
Yes, the DC1369A-L fully supports DDR LVDS output mode for the LTC2258-12. It provides on-board 100Ω differential termination, selectable 1.75mA or 3.5mA LVDS drive strength, and matched-length differential routing to CLKOUT+/CLKOUT– and all D[0_1]± through D[10_11]± pairs. The board's schematic and layout are optimized to maintain signal integrity at 65Msps DDR rates.
Can the DC1369A-L be used with external clock sources other than differential sine wave inputs?
Yes, the DC1369A-L accepts multiple clock input types for the LTC2258-12's ENC+/ENC– pins, including differential sine wave, PECL, LVDS, TTL, and CMOS signals - as specified in the LTC2258-12 datasheet. The board includes AC-coupling capacitors and biasing networks compatible with these logic families, and the optional clock duty cycle stabilizer (enabled via CS pin) ensures robust operation across wide duty-cycle ranges.
How does the DC1369A-L handle analog input range selection for the LTC2258-12?
The DC1369A-L implements analog input range selection for the LTC2258-12 via the SENSE pin. By default, it configures the internal reference for ±1V input range (SENSE tied to VDD). Jumpers allow reconfiguration to ±0.5V (SENSE grounded) or user-defined ranges (0.625–1.3V applied externally), directly enabling the LTC2258-12's 1VP-P to 2VP-P selectable input span per datasheet specifications.
Is SPI communication functional on the DC1369A-L for configuring the LTC2258-12 mode registers?
Yes, SPI communication is fully functional on the DC1369A-L. The board exposes the LTC2258-12's CS, SCK, SDI, and open-drain SDO pins via a 0.1" header, supporting both write and readback operations. The SDO line includes a 2kΩ pull-up resistor, enabling real-time verification of register settings - critical for validating output mode, randomizer enable, nap/shutdown states, and clock stabilizer control during DC1369A-L evaluation.
DC1369A-L Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Box
- Product Status:
- Active
- Number of A/D Converters:
- 1
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 25M
- Data Interface:
- Parallel
- Input Range:
- 1 ~ 2Vpp
- Power (Typ) @ Conditions:
- 106.9mW @ 25MSPS
- Utilized IC / Part:
- LTC2256-12
- Contents:
- Board(s)
DC1369A-L FAQ
1.How can I place an order for DC1369A-L through Aetrix?
Please submit a Request for Quotation (RFQ) for DC1369A-L on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DC1369A-L reliable?
The price and inventory of DC1369A-L are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DC1369A-L is usually 5 days.
3.What payment methods are accepted for DC1369A-L?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DC1369A-L transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DC1369A-L?
DC1369A-L orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DC1369A-L order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DC1369A-L?
For technical support, including DC1369A-L datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DC1369A-L requirements.
6.How does Aetrix verify that DC1369A-L is sourced from the original manufacturer or authorized distributors?
All DC1369A-L products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DC1369A-L meets industry standards.
7.What is the process for return or replacement of DC1369A-L?
All DC1369A-L units undergo pre-shipment inspection (PSI). If there is an issue with DC1369A-L, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DC1369A-L part is unused and in its original packaging.
Return procedure for DC1369A-L:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DC1369A-L Tags

-
1083
Adafruit Industries LLC

-
1085
Adafruit Industries LLC

-
ADS7038Q1EVM-PDK
Texas Instruments

-
ADS8688EVM-PDK
Texas Instruments

-
EVAL-AD7606C18FMCZ
Analog Devices Inc.

-
ADS1232REF
Texas Instruments

-
EVAL-AD4134FMCZ
Analog Devices Inc.

-
EVAL-AD7768FMCZ
Analog Devices Inc.

-
ADC128S102EVM
Texas Instruments

-
ADS124S08EVM
Texas Instruments

-
ADC6140EVM-PDK
Texas Instruments

-
ADS7066EVM-PDK
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

