My Inquiry
My Account
Analog Devices Inc. DC1513B-AB
- Part No.:
- DC1513B-AB
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF, RFID, Wireless Evaluation Boards
- Package:
- Datasheet:
-
DC1513B-AB.pdf
- Description:
- BOARD EVAL LTM9004-AB
- Quantity:
- Payment:
- Shipping:
Inventory:4,776
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTM9004-AB from Analog Devices (formerly Linear Technology) is a 14-bit direct-conversion receiver μModule subsystem integrating dual high-speed ADCs, I/Q quadrature demodulator, on-chip broadband transformers, and DC-coupled baseband signal chain. It operates with RF input from 0.7GHz to 2.7GHz, delivers 69.7dB SNR at 4.42MHz baseband bandwidth, and supports 50Ω single-ended RF/LO interfaces. It is deployed in zero-IF cellular basestation receivers requiring high linearity and precise I/Q matching.
For engineers reviewing the LTM9004-AB datasheet, LTM9004-AB pinout, LTM9004-AB application, or LTM9004-AB equivalent, this page provides verified specifications, validated pin functions, confirmed thermal and power behavior, real-world performance metrics (including 65dB SFDR at 4.42MHz), and alternative selection guidance for zero-IF receiver design.
Technical Context
The LTM9004-AB implements a fully integrated SiP architecture combining RF-to-baseband signal processing: an I/Q demodulator with voltage-adjustable DC offset control per channel, dual 14-bit 125MSPS ADCs, independent lowpass filters (4.42MHz cutoff), and differential gain stages. Its DC-coupled analog path enables baseband DC offset calibration and supports complex baseband output.
It uses internal 50Ω broadband transformers for RF and LO inputs, eliminating external matching in high-band operation (1.5–2.7GHz); low-band operation (0.7–1.5GHz) requires optional external capacitors. Power sequencing separates mixer/amplifier (5V) and ADC (3V) domains, while digital outputs support 0.5V–3.3V logic via OVDD.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit with no missing codes - guarantees monotonicity and full dynamic range utilization in baseband digitization. |
| Baseband Bandwidth | DC to 4.42MHz - defines maximum usable IF bandwidth before lowpass filter attenuation exceeds 1dB. |
| RF Input Range | 0.7GHz to 2.7GHz - covers LTE Bands 12/13/17/25/26/41 and 5G n77/n78 without external frequency translation. |
| I/Q Gain Mismatch | 0.2dB typical - minimizes image rejection degradation in complex baseband processing. |
| SNR @ –1dBFS | 69.7dB at 4.42MHz - determines effective number of bits (ENOB ≈ 11.3) for high-fidelity signal capture. |
| SFDR (2nd/3rd) | 65dB typical - sets spurious-free dynamic range for multi-carrier LTE/5G signals with adjacent channel interference. |
| Total Power Dissipation | 1.83W - includes all supply domains (VCC1/VCC2/VCC3/VDD/OVDD); requires thermal management per θJCbottom = 6.9°C/W. |
Pinout & Package
Package: 204-lead LGA (15mm × 22mm × 2.91mm), RoHS-compliant, lead-free finish. Thermal pad on underside (exposed die attach) must be soldered to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| RF (E2) | Single-ended RF input | 50Ω internally matched; DC-coupled - requires series blocking capacitor if source is not DC-blocked. |
| LO (H3) | Single-ended local oscillator input | 50Ω internally matched; DC-coupled - mandates series blocking capacitor to prevent damage. |
| VCC1 (G5, H2) | Mixer & first amplifier supply | 5V analog rail (4.5–5.25V); powers demodulator and initial gain stage - critical for low distortion. |
| VCC3 (C9, C12, K9, K12) | Second amplifier supply | 5V analog rail (4.5–5.5V) for LTM9004-AB - enables fixed-gain amplification prior to ADC sampling. |
| CLKI / CLKQ (F14 / G14) | ADC clock inputs | Must be tied together; positive-edge triggered - controls 125MSPS sampling rate for both I and Q channels. |
| I+_ADJ / I–_ADJ (B1 / C1) | I-channel DC offset trim | Current-sink/source pins - allow fine-tuning of I-path DC offset to suppress baseband image artifacts. |
| Q+_ADJ / Q–_ADJ (K1 / L1) | Q-channel DC offset trim | Current-sink/source pins - enable independent Q-path offset correction for optimal quadrature balance. |
| DQ0–DQ13 / DI0–DI13 | Dual 14-bit digital outputs | MSB-first parallel outputs - DQ13/DI13 are MSBs; support multiplexed bus sharing via MUX pin. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated I/Q demodulator + dual ADC + LPF | Eliminates discrete signal chain design effort and layout sensitivity - reduces component count by >20 parts in basestation front-end. |
| DC-coupled analog path | Enables real-time DC offset correction and supports zero-IF architectures without AC coupling losses or drift. |
| On-chip 50Ω transformers | Removes need for external baluns or matching networks in 1.5–2.7GHz band - simplifies RF interface and improves repeatability. |
| Adjustable DC offset per I/Q channel | Allows system-level calibration of I/Q imbalance-induced DC offsets - critical for maintaining >60dB image rejection. |
| Programmable output format & duty cycle stabilizer | MODE pin selects straight binary or 2's complement; built-in stabilizer maintains timing integrity across wide clock duty cycles (30%–70%). |
Applications
| Cellular Basestation Receiver | Zero-IF Wireless Infrastructure |
|---|---|
|
Use Scenario: LTE FDD/TDD macrocell receiver front-end digitizing 20MHz channel bandwidth within 0.7–2.7GHz spectrum. IC Role / Device Role / Timing Role: Direct RF-to-baseband conversion subsystem providing synchronized I/Q digital outputs at 125MSPS with <0.2dB gain mismatch. Use Value: Achieves 65dB SFDR and 69.7dB SNR - meets 3GPP ACLR and EVM requirements for 256-QAM modulation without external calibration. |
Use Scenario: Small-cell remote radio head (RRH) with space-constrained PCB and thermal budget under 2W. IC Role / Device Role / Timing Role: Single-package receiver solution replacing discrete mixer, filters, amplifiers, and ADCs - reduces board area by >40%. Use Value: Integrated 50Ω RF/LO interfaces and DC-coupled path eliminate external baluns and coupling caps - improves production yield and temperature stability. |
| Multi-Carrier Baseband Processing | Software-Defined Radio (SDR) Front-End |
|
Use Scenario: Carrier aggregation receiver handling up to four 20MHz LTE carriers simultaneously in same band. IC Role / Device Role / Timing Role: Dual-channel 14-bit ADC with 4.42MHz LPF cutoff - preserves inter-carrier isolation while enabling shared digital backend. Use Value: 0.2dB I/Q gain mismatch and 1.5° phase mismatch ensure <–60dBc image suppression across aggregated carriers. |
Use Scenario: Field-deployable SDR platform requiring reconfigurable RF front-end for 700MHz–2.7GHz spectrum monitoring. IC Role / Device Role / Timing Role: Programmable MODE pin and OVDD flexibility (0.5–3.6V) enable seamless integration with FPGA I/O banks. Use Value: Clock duty cycle stabilizer allows use of non-50% clocks from FPGA PLLs - avoids external clock conditioning circuitry. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar direct-conversion receiver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTM9004-AC | Higher baseband bandwidth (DC–9.42MHz), lower VCC3 (2.7–3.5V), 0.3dB gain flatness vs. 0.2dB for AB. | Better suited for wider instantaneous bandwidth applications (e.g., 5G NR 100MHz channels). | Select LTM9004-AC only if ≥9MHz baseband bandwidth is required; otherwise LTM9004-AB offers optimal SNR/power trade-off. |
| AD9371BBCZ | Integrated JESD204B interface, higher integration (synthesizer, digital pre-distortion), 12-bit resolution, 250MSPS max. | Targets full transceiver systems with digital calibration and FPGA co-processing; requires more complex power and layout. | Choose AD9371BBCZ when JESD204B backhaul, closed-loop calibration, or transmit capability is needed - not a drop-in replacement. |
Compared with LTM9004-AC and AD9371BBCZ, the LTM9004-AB delivers superior SNR (69.7dB) and lower power (1.83W) within its 4.42MHz bandwidth envelope, making it optimal for cost-sensitive, high-linearity LTE basestation receivers where JESD204B or ultra-wideband operation is unnecessary.
Availability
LTM9004-AB is available at Aetrix Electronics and suitable for cellular basestation receivers, zero-IF wireless infrastructure, and multi-carrier SDR front-ends requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LTM9004-AB includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and RF ICs, serving communications, industrial, automotive, and healthcare markets.
The LTM9004 product line delivers integrated μModule receiver subsystems targeting wireless infrastructure - designed to replace complex discrete RF-to-digital signal chains with single-package solutions offering guaranteed performance and reduced design risk.
FAQ
What is the baseband bandwidth supported by the LTM9004-AB?
The LTM9004-AB supports a baseband frequency range of DC to 4.42MHz, defined by its integrated lowpass filter's 1dB cutoff point. This bandwidth is optimized for LTE 20MHz channel reception and ensures minimal group delay variation (15nsec flatness) across the passband - critical for maintaining symbol integrity in OFDMA systems.
Does the LTM9004-AB require external matching components for RF input?
The LTM9004-AB includes on-chip broadband transformers providing 50Ω termination for RF input in the 1.5–2.7GHz band - no external matching is required. For operation below 1.5GHz (e.g., 700MHz LTE Band 12/13), an external series capacitor (and optionally shunt capacitor) is needed to transform impedance to 50Ω, as specified in Figure 4 of the datasheet.
How is DC offset corrected in the LTM9004-AB?
The LTM9004-AB provides dedicated current-source/sink pins per channel: I+_ADJ/I–_ADJ for the I-path and Q+_ADJ/Q–_ADJ for the Q-path. By injecting or sinking precise current (typically ±10µA), designers adjust internal DC bias points to null residual offsets - enabling >60dB image rejection without software calibration loops.
What power supply voltages does the LTM9004-AB require?
The LTM9004-AB requires five independent supplies: VCC1/VCC2 = 4.5–5.25V (mixer & first amp), VCC3 = 4.5–5.5V (second amp, specific to AB/AA variants), VDD = 2.7–3.6V (ADC analog), and OVDD = 0.5–3.6V (digital output drivers). All supplies must be properly decoupled per the layout guidelines in the datasheet.
Can the LTM9004-AB operate in low-power modes?
Yes - the LTM9004-AB supports Nap mode (33mW) and Sleep mode (7mW) via ADCSHDNI/ADCSHDNQ and OEI/OEQ pins. In Nap mode, ADCs remain powered but outputs are tri-stated; in Sleep mode, all analog blocks except reference are disabled. These modes retain configuration state and allow fast wake-up (<1µs) for burst-mode operation.
DC1513B-AB Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Box
- Product Status:
- Active
- Type:
- Direct Conversion Receiver
- Frequency:
- 800MHz ~ 2.7GHz
- Contents:
- Board(s)
- Utilized IC / Part:
- LTM9004
DC1513B-AB FAQ
1.How can I place an order for DC1513B-AB through Aetrix?
Please submit a Request for Quotation (RFQ) for DC1513B-AB on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DC1513B-AB reliable?
The price and inventory of DC1513B-AB are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DC1513B-AB is usually 5 days.
3.What payment methods are accepted for DC1513B-AB?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DC1513B-AB transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DC1513B-AB?
DC1513B-AB orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DC1513B-AB order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DC1513B-AB?
For technical support, including DC1513B-AB datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DC1513B-AB requirements.
6.How does Aetrix verify that DC1513B-AB is sourced from the original manufacturer or authorized distributors?
All DC1513B-AB products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DC1513B-AB meets industry standards.
7.What is the process for return or replacement of DC1513B-AB?
All DC1513B-AB units undergo pre-shipment inspection (PSI). If there is an issue with DC1513B-AB, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DC1513B-AB part is unused and in its original packaging.
Return procedure for DC1513B-AB:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DC1513B-AB Tags
-
113991054
Seeed Technology Co., Ltd
-
SC0918
Raspberry Pi
-
113991114
Seeed Technology Co., Ltd
-
ESP32-C6-DEVKITM-1-N4
Espressif Systems
-
ESP32-DEVKITM-1
Espressif Systems
-
C008
M5Stack Technology Co., Ltd.
-
ESP32-C3-DEVKITC-02
Espressif Systems
-
ESP32-C6-DEVKITC-1-N8
Espressif Systems
-
DFR0478
DFRobot
-
102010448
Seeed Technology Co., Ltd
-
ESP32-DEVKITC-32E
Espressif Systems
-
ESP32-DEVKITC-32UE
Espressif Systems
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
