Analog Devices Inc. DC362A-A
- Part No.:
- DC362A-A
- Manufacturer:
- Analog Devices Inc.
- Package:
- Datasheet:
-
DC362A-A.pdf
- Description:
- LTC1405CGN - 12-BIT, 5MSPS ADC (
- Quantity:
- Payment:

- Shipping:

Inventory:4,310
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1405 from Analog Devices (formerly Linear Technology) is a 12-bit, 5 Msps sampling analog-to-digital converter with integrated sample-and-hold, programmable gain amplifier (PGA), and precision internal reference. It operates from single 5V or dual ±5V supplies, delivers 71.3 dB S/(N+D) at 2.5 MHz input, supports ±2.048 V differential input range, and features rail-to-rail common-mode input capability - used in high-speed spectral analysis and telecommunications data acquisition systems.
For engineers reviewing the LTC1405 datasheet, LTC1405 pinout, LTC1405 application, or LTC1405 equivalent, key selection considerations include its 100 MHz full-power bandwidth, 75 dB CMRR for differential noise rejection, 28-pin narrow SSOP package, and flexible input scaling via GAIN/SENSE pins - all critical for signal integrity in mixed-signal embedded designs.
Technical Context
The LTC1405 employs a pipelined 12-bit CMOS ADC architecture with a differential input sample-and-hold stage offering 100 MHz small-signal bandwidth and 75 dB common-mode rejection. Its digital correction logic ensures monotonicity and guarantees no missing codes across temperature.
It integrates a factory-trimmed 2.5 V bandgap reference (VCM), selectable 4.096 V / 2.048 V internal reference (via SENSE pin), and a digitally controlled PGA with 1× or 2× gain - enabling precise input range configuration without external components for ±2.048 V, ±1.024 V, or ±0.512 V spans.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with guaranteed no missing codes - ensures unambiguous digital representation of analog signals across full dynamic range. |
| Sample Rate | 5 Msps maximum - supports real-time digitization of baseband signals up to 2.5 MHz Nyquist frequency. |
| S/(N + D) | 71.3 dB at 2.5 MHz input - defines usable dynamic range for high-fidelity signal capture in spectral analysis applications. |
| Input Bandwidth | 100 MHz full-power - enables accurate sampling of fast transients and wideband RF-IF signals without aliasing distortion. |
| INL / DNL | ±0.35 LSB / ±0.25 LSB typical - ensures linearity critical for measurement accuracy in instrumentation-grade data acquisition. |
| Supply Options | Single 5 V or dual ±5 V - simplifies system-level power architecture integration in both industrial and telecom equipment. |
| Output Logic Supply | Separate OVDD pin (3 V to 5 V) - allows direct interfacing with 3 V microcontrollers or FPGAs without level-shifting circuitry. |
Pinout & Package
The LTC1405 is housed in a 28-lead narrow plastic SSOP (GN) package with exposed pad for thermal performance. Pin assignments are validated per Linear Technology LTC1405FA datasheet Rev. G.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +AIN (1) | Differential analog input positive | Accepts high-impedance analog signal; sampled simultaneously with –AIN for true differential acquisition. |
| –AIN (2) | Differential analog input negative | Enables common-mode noise rejection; must be driven within VSS to VDD rails for valid conversion. |
| VCM (3) | 2.5 V reference output | Provides stable bias for single-supply operation; can drive AIN– directly to center input at 2.5 V. |
| SENSE (4) | Reference programming control | GND → VREF = 4.096 V; VREF → VREF = 2.048 V; VDD → enables external reference drive. |
| VREF (5) | ADC reference voltage input | Sets core input span to ±VREF/2; bypassed with ≥1 µF ceramic capacitor for stability. |
| GND (6) | Reference ground | Return path for internal DAC reference; must be tied to system analog ground. |
| VDD (7) | Analog positive supply | 5 V analog rail; requires local 1–10 µF ceramic decoupling to minimize supply-induced noise. |
| GND (8) | Analog power ground | Low-noise return for analog section; separate from digital ground until star point. |
| D11–D0 (9–20) | Parallel digital outputs | 12-bit two's complement format; MSB = D11; latched on third CLK rising edge after conversion start. |
| OGND (21) | Output logic ground | Return for digital output drivers; tied to system digital ground, not necessarily same as analog GND. |
| OVDD (22) | Digital output supply | Configurable 3–5 V logic rail; enables direct interface to 3 V or 5 V logic families without external buffers. |
| VDD (23) | Analog positive supply (second) | Second 5 V analog rail; must be decoupled independently to maintain PSRR performance. |
| GND (24) | Analog power ground (second) | Additional analog ground pin; improves thermal and noise isolation in high-density layouts. |
| VSS (25) | Negative supply | –5 V (dual supply) or 0 V (single supply); bypassed with 1 µF ceramic when floating from GND. |
| CLK (26) | Conversion start clock | Rising-edge triggered; minimum 20 ns high/low time; jitter < 0.6 ps critical for SNR at high input frequencies. |
| OF (27) | Overflow flag output | Active-high indicator when output code equals 0x800 or 0x7FF - signals input out-of-range condition. |
| GAIN (28) | PGA gain select | Logic high = 1× gain; logic low = 2× gain - configures input scaling before ADC core for optimal dynamic range usage. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated PGA with 1×/2× gain | Eliminates need for external preamplifier stages while preserving SNR; enables adaptive input scaling for varying signal amplitudes. |
| True differential input with 75 dB CMRR | Rejects ground-loop noise and EMI in noisy industrial environments - critical for accurate measurements in multiplexed DAQ systems. |
| Programmable internal reference (4.096 V / 2.048 V) | Reduces BOM count and layout area; eliminates external reference IC and associated trimming resistors. |
| Separate OVDD supply for digital outputs | Supports mixed-voltage system design - allows LTC1405 to coexist with 3 V FPGAs or 5 V microcontrollers on same PCB without level shifters. |
| 100 MHz full-power analog input bandwidth | Enables undersampling of IF signals up to 100 MHz - useful in software-defined radio and broadband test equipment. |
Applications
| Telecommunications Baseband Digitization | Digital Signal Processing Front-End |
|---|---|
Use Scenario: Digitizing I/Q baseband signals from quadrature demodulators in cellular infrastructure equipment. IC Role / Device Role / Timing Role: High-speed ADC capturing 0–2.5 MHz complex signals with minimal harmonic distortion and phase mismatch. Use Value: 85 dB SFDR and 71.3 dB S/(N+D) ensure clean spectral representation for OFDM symbol recovery and error vector magnitude (EVM) compliance. | Use Scenario: Real-time acquisition of sensor outputs for adaptive filtering and FFT-based spectral monitoring in industrial controllers. IC Role / Device Role / Timing Role: Precision sampling engine feeding FPGA-based DSP pipelines with deterministic 150 ns conversion latency. Use Value: ±0.35 LSB INL and rail-to-rail input common-mode range enable accurate DC-coupled measurements across varying sensor bias conditions. |
| Multiplexed Data Acquisition Systems | Imaging System Signal Chain |
Use Scenario: High-channel-count medical or test equipment using analog multiplexing prior to digitization. IC Role / Device Role / Timing Role: Fast-settling ADC accepting switched inputs with 50 ns acquisition time and low input leakage (±10 µA). Use Value: Differential input architecture rejects crosstalk between adjacent channels; OF pin flags overrange events during rapid channel switching. | Use Scenario: Capturing analog video or X-ray detector outputs requiring high fidelity and low noise in diagnostic imaging hardware. IC Role / Device Role / Timing Role: Low-noise digitizer handling ±2.048 V differential video signals with 0.22 LSBRMS input-referred noise. Use Value: Internal 4.096 V reference and 2.5 V VCM output simplify analog front-end design; 100 MHz bandwidth preserves edge sharpness in high-resolution images. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD9220ARZ | 12-bit, 10 Msps; requires external reference and separate power supplies for analog/digital sections; no integrated PGA. | Better speed but higher power (350 mW) and less integrated signal conditioning - suited for fixed-gain, high-throughput systems. | Select AD9220ARZ only when >5 Msps throughput is mandatory and board space permits external reference and decoupling complexity. |
| LTC2245IUP | 14-bit, 25 Msps; includes on-chip dither and digital test patterns; uses 3.3 V supply only; no internal reference. | Higher resolution and speed, but demands careful clock jitter management and external reference design - targets high-end instrumentation. | Choose LTC2245IUP when 14-bit ENOB and >10 Msps are required, and system clocking infrastructure supports sub-picosecond jitter control. |
Compared with AD9220ARZ and LTC2245IUP, the LTC1405 offers superior integration (internal reference, PGA, VCM) and lower power (115 mW) at 5 Msps - making it optimal for compact, cost-sensitive, medium-speed data acquisition where ease of use and analog flexibility outweigh raw speed or resolution.
Availability
LTC1405 is available at Aetrix Electronics and suitable for telecommunications baseband digitization, digital signal processing front-ends, and multiplexed data acquisition systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LTC1405 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC1405 belongs to ADI's legacy Linear Technology precision data conversion product line, designed specifically for high-speed, low-power, highly integrated analog-to-digital conversion in space-constrained and noise-sensitive embedded systems.
FAQ
What is the maximum sampling rate supported by the LTC1405?
The LTC1405 supports a maximum sampling rate of 5 Msps, with guaranteed AC performance (71.3 dB S/(N+D), 85 dB SFDR) at the Nyquist frequency of 2.5 MHz. Conversion time is fixed at 150–180 ns, and the device requires a minimum clock frequency of 20 kHz to maintain dynamic logic refresh - making it suitable for continuous high-speed acquisition or burst-mode operation.
Does the LTC1405 require an external reference voltage?
No, the LTC1405 does not require an external reference voltage. It includes an internal temperature-compensated bandgap reference generating 2.5 V (VCM) and programmable 4.096 V / 2.048 V outputs (VREF) selected via the SENSE pin. External reference drive is optional and enabled only when SENSE is tied to VDD - allowing flexibility for applications needing custom full-scale ranges.
How does the GAIN pin affect the input range of the LTC1405?
The GAIN pin selects the programmable gain amplifier (PGA) setting: logic high (5 V) configures 1× gain, yielding ±VREF/2 input range; logic low (0 V) configures 2× gain, yielding ±VREF/4. Combined with SENSE-controlled VREF selection, this enables three standard bipolar input ranges: ±2.048 V, ±1.024 V, and ±0.512 V - optimizing dynamic range usage for varying signal amplitudes without external amplification.
Can the LTC1405 operate from a single 5 V supply?
Yes, the LTC1405 is fully specified for single 5 V supply operation (VDD = 5 V, VSS = 0 V). In this mode, the VCM pin provides a 2.5 V common-mode bias for the –AIN input, enabling rail-to-rail input common-mode range from 0 V to 5 V. The internal reference and PGA remain fully functional, and AC performance (e.g., 71.3 dB S/(N+D)) is maintained per datasheet specifications under single-supply conditions.
What is the purpose of the OF (overflow) pin on the LTC1405?
The OF (overflow) pin is an active-high digital output that indicates when the analog input exceeds the configured full-scale range. It asserts high when the digital output code equals 0x800 (1000 0000 0000) or 0x7FF (0111 1111 1111), corresponding to the most negative or most positive representable values. This flag enables real-time overrange detection in the LTC1405 without requiring host processor parsing of output data - critical for automatic gain control or fault logging in closed-loop systems.
DC362A-A Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Box
- Product Status:
- Active
- Number of A/D Converters:
- 1
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 5M
- Data Interface:
- Parallel
- Input Range:
- ±2.048V
- Power (Typ) @ Conditions:
- 115mW @ 5MSPS
- Utilized IC / Part:
- LTC1405
- Contents:
- Board(s)
DC362A-A FAQ
1.How can I place an order for DC362A-A through Aetrix?
Please submit a Request for Quotation (RFQ) for DC362A-A on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DC362A-A reliable?
The price and inventory of DC362A-A are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DC362A-A is usually 5 days.
3.What payment methods are accepted for DC362A-A?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DC362A-A transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DC362A-A?
DC362A-A orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DC362A-A order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DC362A-A?
For technical support, including DC362A-A datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DC362A-A requirements.
6.How does Aetrix verify that DC362A-A is sourced from the original manufacturer or authorized distributors?
All DC362A-A products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DC362A-A meets industry standards.
7.What is the process for return or replacement of DC362A-A?
All DC362A-A units undergo pre-shipment inspection (PSI). If there is an issue with DC362A-A, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DC362A-A part is unused and in its original packaging.
Return procedure for DC362A-A:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DC362A-A Tags

-
1083
Adafruit Industries LLC

-
1085
Adafruit Industries LLC

-
ADS7038Q1EVM-PDK
Texas Instruments

-
ADS8688EVM-PDK
Texas Instruments

-
EVAL-AD7606C18FMCZ
Analog Devices Inc.

-
ADS1232REF
Texas Instruments

-
EVAL-AD4134FMCZ
Analog Devices Inc.

-
EVAL-AD7768FMCZ
Analog Devices Inc.

-
ADC128S102EVM
Texas Instruments

-
ADS124S08EVM
Texas Instruments

-
ADC6140EVM-PDK
Texas Instruments

-
ADS7066EVM-PDK
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

