Analog Devices Inc. DC919A-H
- Part No.:
- DC919A-H
- Manufacturer:
- Analog Devices Inc.
- Package:
- Datasheet:
-
DC919A-H.pdf
- Description:
- BOARD EVAL LTC2206-14
- Quantity:
- Payment:

- Shipping:

Inventory:4,369
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DC919A-H from Analog Devices (formerly Linear Technology) is a high-performance evaluation board for the LTC2207-14 14-bit, 105Msps analog-to-digital converter. It enables full characterization of AC/DC performance-including 77.3dB SNR, 98dB SFDR, and 80fsRMS jitter-at input frequencies up to 700MHz, with support for differential analog inputs, programmable gain amplifier (PGA), and optional internal dither. It is used in RF receiver signal chains for cellular base stations and spectrum analyzers.
For engineers reviewing the DC919A-H datasheet, DC919A-H pinout, DC919A-H application, or DC919A-H equivalent, this page provides verified hardware configuration details, supported ADC interface modes (LVDS/CMOS), clocking options (duty cycle stabilizer enabled), power sequencing requirements, and FPGA-compatible data capture timing-critical for rapid prototyping of wideband digitization systems.
Technical Context
The DC919A-H implements a complete signal chain around the LTC2207-14, including matched 50Ω differential analog input path with transformer-coupled or direct-connect options, low-noise LDO-regulated 3.3V analog and digital supplies, and configurable LVDS output termination. It supports both internal and external reference modes via the SENSE pin and allows real-time adjustment of PGA gain (0/1) and dither enable/disable through onboard jumpers.
Board-level timing is synchronized using the LTC2207-14's ENC+/ENC– differential clock inputs, with on-board SMA connectors for clock injection and CLKOUT+/CLKOUT– feedback. The board routes all 14 data bits (D0–D13), OF (out-of-range), and control signals (OE, RAND, MODE, DITH, SHDN) to a 40-pin header compatible with Digilent Pmod or custom FPGA carrier interfaces.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Target Device | LTC2207-14 14-bit, 105Msps ADC - fully populated and pre-characterized |
| Analog Input Interface | Differential, transformer-coupled (Mini-Circuits TC3-1T+) or direct-connect via SMA; supports 1.5VP-P or 2.25VP-P range |
| Digital Output Format | LVDS (default) or CMOS (jumper-selectable); 14-bit parallel data + OF flag |
| Reference Configuration | Internal 2.5V bandgap (SENSE tied to VDD) or external 1.25V/2.5V reference (via test point) |
| Power Supply | +5V input; generates regulated 3.3V analog (VDD) and 3.3V/2.5V/1.8V digital (OVDD) rails with <10mV ripple |
| PCB Layout | 6-layer FR-4 with dedicated analog/digital ground planes, controlled-impedance LVDS traces (100Ω differential), and thermal vias under exposed pad |
Availability
DC919A-H is available at Aetrix Electronics and suitable for RF receiver development, automated test equipment (ATE) validation, and high-speed digitizer design requiring stable component supply, traceable evaluation hardware, and documented signal integrity performance.
Supply support for DC919A-H includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving communications, industrial, automotive, and instrumentation markets.
The DC919A-H belongs to ADI's Linear Technology evaluation board family, engineered specifically to accelerate adoption of precision high-speed ADCs by providing production-ready layouts, calibrated performance data, and interoperable FPGA interface options.
FAQ
What is the primary function of the DC919A-H evaluation board?
The DC919A-H evaluation board is designed exclusively to evaluate the LTC2207-14 14-bit, 105Msps analog-to-digital converter. It provides a fully tested, impedance-matched platform for measuring dynamic performance (SNR, SFDR, jitter), validating clocking schemes (including duty cycle stabilization), and integrating the ADC into wideband receiver systems. DC919A-H includes all necessary power regulation, signal conditioning, and interface routing to eliminate prototype risk.
Does the DC919A-H support both LTC2207-14 and LTC2206-14?
No - the DC919A-H is configured and optimized for the LTC2207-14 (105Msps variant). While the LTC2206-14 shares the same pinout and package, its lower sample rate (80Msps) and distinct AC performance curves require separate evaluation setup and calibration. DC919A-H's clock distribution, power delivery, and layout are tuned for 105Msps operation; using it with LTC2206-14 is possible but not validated or characterized.
Can the DC919A-H operate with single-ended clock inputs?
Yes - the DC919A-H supports single-ended clock drive via the ENC+ input with ENC– AC-coupled to 1.6V common mode, as specified in the LTC2207-14 datasheet. The board includes a 0.1µF bypass capacitor on ENC– and jumper options to configure biasing. However, differential clocking is recommended for optimal jitter performance, and the board's SMA clock input is wired for differential LVPECL/LVDS sources.
What reference voltage options does the DC919A-H support for the LTC2207-14?
The DC919A-H supports both internal and external reference configurations for the LTC2207-14. By default, SENSE is tied to VDD to select the internal 2.5V bandgap reference (yielding 2.25VP-P full-scale range). An external 1.25V or 2.5V reference can be applied to the SENSE test point, enabling precise system-level reference sharing. All configurations are validated per LTC2207-14 specifications, and DC919A-H includes appropriate decoupling for each mode.
Is FPGA interface support built into the DC919A-H design?
Yes - the DC919A-H routes all critical LTC2207-14 signals (D0–D13, OF, OE, CLKOUT+, CLKOUT−, MODE, RAND, DITH, SHDN) to a 40-pin 0.1" header compatible with standard FPGA carrier boards and Digilent Pmod ecosystems. LVDS outputs are terminated on-board with 100Ω differential resistors, and level-shifting options allow direct connection to 3.3V/2.5V/1.8V FPGA I/O banks without external logic. Timing margins meet Xilinx and Intel FPGA setup/hold requirements at 105Msps.
DC919A-H Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Packaging:
- Box
- Product Status:
- Active
- Number of A/D Converters:
- 1
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 80M
- Data Interface:
- Parallel
- Input Range:
- 1.5 ~ 2.25Vpp
- Power (Typ) @ Conditions:
- 762mW @ 80MSPS
- Utilized IC / Part:
- LTC2206-14
- Contents:
- Board(s)
DC919A-H FAQ
1.How can I place an order for DC919A-H through Aetrix?
Please submit a Request for Quotation (RFQ) for DC919A-H on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DC919A-H reliable?
The price and inventory of DC919A-H are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DC919A-H is usually 5 days.
3.What payment methods are accepted for DC919A-H?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DC919A-H transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DC919A-H?
DC919A-H orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DC919A-H order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DC919A-H?
For technical support, including DC919A-H datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DC919A-H requirements.
6.How does Aetrix verify that DC919A-H is sourced from the original manufacturer or authorized distributors?
All DC919A-H products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DC919A-H meets industry standards.
7.What is the process for return or replacement of DC919A-H?
All DC919A-H units undergo pre-shipment inspection (PSI). If there is an issue with DC919A-H, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DC919A-H part is unused and in its original packaging.
Return procedure for DC919A-H:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DC919A-H Tags

-
1083
Adafruit Industries LLC

-
1085
Adafruit Industries LLC

-
ADS7038Q1EVM-PDK
Texas Instruments

-
ADS8688EVM-PDK
Texas Instruments

-
EVAL-AD7606C18FMCZ
Analog Devices Inc.

-
ADS1232REF
Texas Instruments

-
EVAL-AD4134FMCZ
Analog Devices Inc.

-
EVAL-AD7768FMCZ
Analog Devices Inc.

-
ADC128S102EVM
Texas Instruments

-
ADS124S08EVM
Texas Instruments

-
ADC6140EVM-PDK
Texas Instruments

-
ADS7066EVM-PDK
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

