Texas Instruments DDC112U
- Part No.:
- DDC112U
- Manufacturer:
- Texas Instruments
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DDC112U.pdf
- Description:
- IC ADC 20BIT SIGMA-DELTA 28SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:166
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DDC112U from Texas Instruments is a dual-channel, 20-bit charge-digitizing analog-to-digital converter optimized for low-level current input sensors. It features continuous dual-switched integrator architecture, ±0.025% reading integral linearity (max), 3.2 ppm rms noise at 250 pC full-scale, and operates from single +5V supplies (AVDD/DVDD). It is used in CT scanner data acquisition systems where high dynamic range and stable offset over temperature are critical.
For engineers reviewing the DDC112U datasheet, DDC112U pinout, DDC112U application, or DDC112U equivalent, key selection considerations include integration time programmability (500 µs nominal), external reference dependency (+4.096 V), cascaded serial output capability, and SO-28 package thermal performance (θJA = 150°C/W).
Technical Context
The DDC112U implements two independent input channels, each with paired switched integrators (A/B) enabling uninterrupted current integration: while one side integrates, the other is digitized by a shared delta-sigma modulator and digital filter. Its front-end topology uses capacitor-based charge integration referenced to VREF, with reset-to-VREF initialization followed by input-current–driven voltage decay.
Conversion control is synchronized via CONV and CLK (10 MHz nominal); digital output is delivered through a synchronous serial interface (DCLK, DXMIT, DOUT, DVALID) supporting daisy-chained configurations. Range selection (RANGE0–RANGE2) configures internal integration capacitors (50 pF to 350 pF) or enables external capacitor use (up to 1000 pC full-scale).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 20-bit monotonic output with no missing codes guaranteed |
| Integral Linearity Error | ±0.025% reading ±1.0 ppm FSR (max) - ensures accuracy across full dynamic range |
| Input Noise | 3.2 ppm of FSR rms at 250 pC, TINT = 500 µs - enables sub-picoampere current resolution |
| Conversion Rate | 2–3 kHz in continuous mode - supports real-time sensor digitization without dead time |
| Supply Voltage | AVDD/DVDD = 4.75 V to 5.25 V - single 5 V rail simplifies power design |
| Reference Input | VREF = +4.096 V (±0.1 V) - defines full-scale charge and sets integrator reset level |
| Operating Temperature | –40°C to +85°C - qualified for industrial and medical equipment environments |
Pinout & Package
DDC112U is housed in a 28-pin SOIC (SO-28, DW package) with exposed pad not present; thermal resistance θJA = 150°C/W. Pin functions support dual-channel charge integration, serial data chaining, and precise range control.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1, IN2 | Analog current inputs | Accept low-level photodiode/sensor currents; internally biased near AGND |
| CAP1A/CAP1B, CAP2A/CAP2B | External integration capacitor terminals | Paired pins per integrator side-must be matched for channel balance |
| RANGE0–RANGE2 | Digital range select inputs | 3-bit code selects one of eight internal capacitor values (50–350 pF) or enables external caps |
| CONV | Integrator side control | High = integrate on side A; low = integrate on side B; must synchronize with CLK rising edge |
| DCLK, DXMIT, DOUT, DVALID | Synchronous serial interface | Enables daisy-chaining up to 100+ units with minimal interconnects |
| VREF | External reference input | +4.096 V reference sets full-scale and resets integrator capacitors; requires low-noise buffering |
Key Features
| Feature | Design Value |
|---|---|
| Dual continuous integrating architecture | Eliminates dead time between conversions-enables true real-time current monitoring |
| Programmable full-scale range | Eight internal ranges (50–350 pF) or user-defined external cap up to 1000 pC-supports wide sensor diversity |
| Digital filtering | 3.2 ppm rms noise reduction at 250 pC-achieves effective 20-bit precision in noisy environments |
| Cascadable serial output | Single DCLK/DOUT/DVALID bus controls multiple DDC112U units-reduces FPGA I/O count and PCB routing complexity |
| Test mode with calibrated charge injection | 13 pC internal test pulses on IN1/IN2-enables in-system calibration without external signal sources |
Applications
| CT Scanner DAS | Infrared Pyrometer |
|---|---|
Use Scenario: Digitizing scintillation detector current outputs in multi-slice computed tomography systems. IC Role / Device Role / Timing Role: Dual-channel charge integrator converting photomultiplier tube current into calibrated 20-bit digital values per integration cycle. Use Value: ±0.025% linearity and <3.3 ppm noise ensure accurate X-ray attenuation mapping across 16+ detector rows. |
Use Scenario: Converting thermopile current output in non-contact industrial temperature measurement. IC Role / Device Role / Timing Role: Precision integrating ADC rejecting 50/60 Hz ambient interference via programmable integration time (500 µs). Use Value: Low 0.5 ppm/°C offset drift maintains calibration stability over wide ambient temperature swings (–10°C to +70°C). |
| Liquid Chromatography Detector | Blood Analysis Instrument |
Use Scenario: Reading UV/visible absorbance photodiode current in HPLC detector flow cells. IC Role / Device Role / Timing Role: High-dynamic-range ADC capturing transient peak currents (pA to nA) with simultaneous dual-channel sampling. Use Value: Cascadable serial interface allows synchronized readout of 8+ detector channels on single controller bus. |
Use Scenario: Digitizing electrochemical sensor current in clinical analyzers for hemoglobin or glucose detection. IC Role / Device Role / Timing Role: Low-bias-current (0.1–10 pA typ) integrating converter minimizing sensor loading error. Use Value: External capacitor support enables custom full-scale tuning (e.g., 100 pC) matching assay-specific current ranges. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar charge-digitizing ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7739BRUZ | 24-bit sigma-delta ADC; single-channel; no dual-integrator architecture; higher power (12 mW) | Lacks continuous dual-input capability; requires external multiplexing for multi-sensor systems | Select when absolute resolution >20-bit is required and channel count ≤1 |
| ADS1256IPWR | 24-bit delta-sigma ADC; 8-channel mux; 30 kSPS max; no integrated charge integration front-end | Requires external op-amp integrator circuit; adds noise, drift, and layout complexity | Select when multi-channel voltage-input sensing dominates, not direct current digitization |
Compared with AD7739BRUZ and ADS1256IPWR, the DDC112U uniquely delivers true dual-channel, zero-dead-time charge integration in a single SO-28 package-eliminating external analog front-end components and synchronization overhead in photonics and medical DAS designs.
Availability
DDC112U is available at Aetrix Electronics and suitable for CT scanner data acquisition, infrared pyrometry, liquid chromatography detection, blood analysis instrumentation, and precision process control requiring stable component supply across extended temperature ranges.
Supply support for DDC112U includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog and embedded processing technologies, with decades of heritage in precision data converters and medical-grade ICs.
The DDC112U belongs to TI's high-accuracy charge-digitizing ADC product line, designed specifically for direct photodetector and low-current sensor interfacing in diagnostic imaging, analytical instrumentation, and industrial metrology.
FAQ
What is the maximum integration time supported by the DDC112U in continuous mode?
The DDC112U supports an integration time (TINT) of up to 1,000,000 µs (1 second) in continuous mode per the electrical characteristics table. At the nominal 500 µs setting, it achieves optimal noise performance (3.2 ppm rms). Longer integration times reduce average VREF current draw but increase conversion latency. The DDC112U does not impose hard upper limits beyond datasheet-specified timing constraints and thermal dissipation limits of the SO-28 package.
Can the DDC112U operate with a reference voltage other than +4.096 V?
Yes-the DDC112U accepts VREF from –0.3 V to AVDD + 0.3 V, with specified performance at +4.096 V. Using alternate references (e.g., +2.5 V or +5.0 V) changes full-scale charge range proportionally and affects offset drift and noise floor. For example, halving VREF halves full-scale range and doubles sensitivity to reference drift. The DDC112U datasheet characterizes accuracy and noise only at +4.096 V; deviation requires system-level recalibration and validation.
How does the DDC112U handle crosstalk between its two input channels?
The DDC112U achieves >120 dB crosstalk isolation between IN1 and IN2 across DC to 500 Hz, as verified in typical characteristics plots. This results from fully differential integrator design, separate capacitor networks per channel, and physical pin separation (IN1 at Pin 1, IN2 at Pin 28). No additional shielding or guard traces are required in standard layouts. The DDC112U maintains this isolation even under mismatched external capacitor conditions, provided both sides of each integrator pair remain balanced.
Is the DDC112U pin-compatible with the DDC112UK or DDC112Y variants?
No-the DDC112U (SO-28, –40°C to +85°C) is not pin-compatible with DDC112Y (TQFP-32, –40°C to +85°C) due to different package footprints and pin counts. While DDC112U and DDC112UK share the same SO-28 package and pinout, they differ in temperature grade (industrial vs. commercial) and tested specifications-DDC112UK is characterized only from 0°C to +70°C and may exhibit degraded linearity or drift outside that range. The DDC112U remains the sole choice for full industrial-temperature operation in the SO-28 form factor.
What is the role of the TEST pin on the DDC112U, and how is it used in calibration?
The TEST pin enables on-chip calibration by injecting a precise 13 pC charge packet into both integrator banks (IN1 and IN2) upon a CONV edge. When asserted before CONV, it grounds the analog inputs and transfers fixed charge-allowing verification of gain, linearity, and channel matching without external test equipment. The DDC112U datasheet confirms this function is production-tested and traceable; repeated pulses enable averaging to suppress noise. It is especially valuable for field recalibration of deployed CT scanner DAS modules where sensor access is impractical.
DDC112U Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 28-SOIC (0.295", 7.50mm Width)
- Packaging:
- Bulk
- Product Status:
- Active
- Number of Bits:
- 20
- Sampling Rate (Per Second):
- 3k
- Number of Inputs:
- 2
- Input Type:
- Single Ended
- Data Interface:
- SPI
- Configuration:
- DSI-ADC
- Ratio - S/H:ADC:
- 2:1
- Number of A/D Converters:
- 1
- Architecture:
- Sigma-Delta
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- Simultaneous Sampling
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 28-SOIC
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
DDC112U FAQ
1.How can I place an order for DDC112U through Aetrix?
Please submit a Request for Quotation (RFQ) for DDC112U on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DDC112U reliable?
The price and inventory of DDC112U are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DDC112U is usually 5 days.
3.What payment methods are accepted for DDC112U?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DDC112U transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DDC112U?
DDC112U orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DDC112U order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DDC112U?
For technical support, including DDC112U datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DDC112U requirements.
6.How does Aetrix verify that DDC112U is sourced from the original manufacturer or authorized distributors?
All DDC112U products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DDC112U meets industry standards.
7.What is the process for return or replacement of DDC112U?
All DDC112U units undergo pre-shipment inspection (PSI). If there is an issue with DDC112U, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DDC112U part is unused and in its original packaging.
Return procedure for DDC112U:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DDC112U Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

