Renesas DF2138AFA20JG
- Part No.:
- DF2138AFA20JG
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 80-BQFP
- Datasheet:
-
DF2138AFA20JG.pdf
- Description:
- IC MCU 16BIT 128KB FLASH 80QFP
- Quantity:
- Payment:

- Shipping:

Inventory:180
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DF2138AFA20JG from Renesas Electronics is a 16-bit single-chip microcontroller in the H8S/2138 Group, featuring a 32-bit H8S/2000 CPU core, 128 KB on-chip flash memory (F-ZTAT™), 8-channel 10-bit ADC, and dual 14-bit PWM timers (PWMX). It operates at up to 25 MHz and supports multiple low-power modes including Sleep, Module Stop, and Subactive - used in notebook PC keyboard controllers and intelligent power supply management systems.
For engineers reviewing the DF2138AFA20JG datasheet, DF2138AFA20JG pinout, DF2138AFA20JG application, or DF2138AFA20JG equivalent, key selection criteria include its 80-pin TFP-80C package, NMOS push-pull I²C/SPI output pins (P52/P97), dual watchdog timers, on-chip DTC for CPU-free data transfer, and support for boot-mode programming via dedicated RAM area (H'FFE080).
Technical Context
The DF2138AFA20JG implements the H8S/2000 CPU core with 16 × 16-bit general-purpose registers, linear 16-Mbyte address space, and C-language optimized instruction set. It integrates an on-chip data transfer controller (DTC) enabling autonomous peripheral-to-memory transfers without CPU intervention.
Its peripheral suite includes three SCI interfaces (with IrDA support), two optional I²C bus interfaces, host interface (HIF) for PC peripheral connectivity, 16×8 matrix key-scan logic, and analog functions: dual 8-bit D/A converters and 8-channel 10-bit A/D converter with expansion inputs. Timer resources comprise one 16-bit free-running timer (FRT), four 8-bit timers (TMR), two 14-bit PWMX timers, and two independent watchdog timers (WDT).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | H8S/2000 32-bit architecture with 16×16-bit general registers; enables efficient C-code execution and deterministic real-time control. |
| Flash Memory | 128 KB F-ZTAT™ flash (HD64F2138A variant); supports in-system reprogramming ≥100 times with 10-year data retention at 25°C. |
| ADC | 8-channel 10-bit successive-approximation ADC with expansion inputs; provides precise analog sensing for battery voltage, temperature, and system monitoring. |
| PWM Outputs | Dual 14-bit PWMX timers; deliver high-resolution motor control or LED dimming with programmable dead-time and synchronization. |
| Package | 80-pin TFP-80C (thin fine-pitch QFP); 12 × 12 mm body, 0.5 mm pitch - suitable for compact embedded designs requiring high I/O density. |
| Supply Voltage | 2.7 V to 5.5 V operation; supports wide-input industrial and portable power rails without external regulators. |
| Low-Power Modes | Sleep, Module Stop, Subactive, Software/Hardware Standby; reduces current to ≤10 µA in Subsleep while retaining RAM and I/O states. |
Pinout & Package
DF2138AFA20JG is housed in an 80-pin TFP-80C (thin fine-pitch quad flat package) with 0.5 mm lead pitch and 12 mm × 12 mm body size. Pin functions are mode-dependent (Single-Chip Mode 1–3, Flash Programmer Mode), with multiplexed roles across timer, serial, analog, and interface peripherals.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P52/SCK0/SCL0 | SCI0 clock / I²C clock output | NMOS push-pull output; requires external pull-up for I²C/SPI bus compatibility; not TTL-compatible at high VCC. |
| P97/SDA0 | SCI0 data / I²C data bidirectional | NMOS open-drain output; supports standard I²C signaling with external pull-up; high-level drive capability limited to 2.0 V @ –1 mA. |
| P67/TMOX/CIN7/KIN7/IRQ7 | Timer output / analog input / key-scan input / interrupt | Multi-function pin supporting PWMX output, ADC channel 7, keyboard scan row/column, and IRQ7 trigger - enables shared pin resource optimization. |
| VSS (Pins 1, 23, 46, 69) | Ground reference | Four dedicated ground pins minimize noise coupling between analog, digital, and I/O sections - critical for ADC accuracy and EMI robustness. |
| RESET | Active-low reset input | Asynchronous reset with internal pull-up; initiates full hardware reset including register initialization and flash boot vector fetch from H'FFFE00. |
Key Features
| Feature | Design Value |
|---|---|
| F-ZTAT™ Flash Memory | 128 KB single-supply flash with ≥100 erase/write cycles and 10-year data retention - eliminates need for external EEPROM in firmware-update-capable systems. |
| On-Chip Data Transfer Controller (DTC) | Autonomous DMA engine supporting peripheral-to-memory and memory-to-peripheral transfers - frees CPU for real-time tasks during ADC sampling or SCI buffering. |
| 16×8 Matrix Key-Scan Logic | Dedicated hardware accelerator for keyboard scanning; handles debouncing, row/column scanning, and key-event buffering without CPU polling overhead. |
| Dual Watchdog Timers (WDT) | Independent WDT0/WDT1 with separate clocks and reset outputs - enables fail-safe supervision of both application and safety-critical subsystems. |
| Flexible Low-Power Architecture | Seven operational modes (including Subsleep with RAM retention) controlled via SYSCR bits - allows dynamic power scaling for battery-powered devices. |
Applications
| Keyboard Controller | Intelligent Battery Management |
|---|---|
|
Use Scenario: Embedded controller in notebook PC keyboard assembly managing key matrix scanning, LED backlighting, and hotkey functions. IC Role / Device Role / Timing Role: Primary system controller executing real-time key-debounce logic, driving 16×8 matrix via dedicated hardware, and communicating via SCI/I²C to host EC. Use Value: Eliminates external keyboard controller IC; reduces BOM count by integrating key-scan logic, dual PWM for RGB backlight control, and 10-bit ADC for thermal monitoring. |
Use Scenario: Smart battery pack controller monitoring cell voltages, temperatures, and charge/discharge currents in Li-ion battery packs. IC Role / Device Role / Timing Role: System-on-chip managing analog sensing (8-channel ADC), protection logic (dual WDT), and SMBus/I²C communication with host system. Use Value: Enables accurate state-of-charge estimation using integrated 10-bit ADC and on-chip DTC for continuous sensor data streaming without CPU load. |
| PC Monitor Power Control | Industrial Panel Controller |
|
Use Scenario: Embedded power sequencer and display interface controller in LCD monitor mainboard handling power-on sequencing, EDID read, and backlight PWM. IC Role / Device Role / Timing Role: Central timing and interface controller coordinating power rail enable signals, HDMI/DP hot-plug detection, and 14-bit PWMX for CCFL/LED backlight dimming. Use Value: Integrates timer interconnectability (FRT→TMR chaining) and dual PWMX for synchronized backlight control - improves display uniformity and reduces external timing components. |
Use Scenario: Human-machine interface (HMI) controller in factory automation panels managing touch buttons, status LEDs, and RS-485 Modbus communication. IC Role / Device Role / Timing Role: Real-time I/O processor handling GPIO scanning, 8-bit DAC for analog output, SCI-based Modbus RTU, and watchdog-monitored firmware updates. Use Value: Supports field firmware updates via F-ZTAT™ flash and retains configuration in on-chip RAM during brown-out - ensures operational continuity in harsh industrial environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| HD64F2134AV | 64 KB flash, no DTC, no PWMX, only 3× TMR channels, no HIF or I²C option | Limited to simpler keyboard or sensor nodes without high-speed data transfer or advanced motor control | Select when cost-sensitive designs require reduced peripheral count and smaller code footprint. |
| R5F52108ADFP | RX210 core, 128 KB flash, 12-bit ADC, 32 MHz max, 100-pin LQFP, no native key-scan logic | Better performance and precision for complex control algorithms but lacks integrated keyboard matrix engine | Choose for higher computational throughput and enhanced analog accuracy where key-scan is implemented in software or external ASIC. |
Compared with HD64F2134AV, DF2138AFA20JG delivers full peripheral parity (DTC, PWMX, HIF, optional I²C) and larger flash for feature-rich firmware; versus R5F52108ADFP, it trades raw speed for hardware-accelerated I/O (key-scan, timer interconnect) and proven legacy toolchain support in PC peripheral designs.
Availability
DF2138AFA20JG is available at Aetrix Electronics and suitable for notebook keyboard controllers, intelligent battery management systems, and PC monitor power sequencers requiring stable component supply, long-lifecycle support, and qualified industrial-grade sourcing.
Supply support for DF2138AFA20JG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and consumer applications.
The DF2138AFA20JG belongs to the H8S/2138 Group - a family designed specifically for PC peripheral control, intelligent power management, and compact embedded systems requiring integrated key-scan, high-resolution PWM, and flexible low-power operation.
FAQ
What is the maximum operating frequency of the DF2138AFA20JG?
The DF2138AFA20JG operates at a maximum CPU clock frequency of 25 MHz. This is achieved using the internal PLL or external crystal oscillator input, with system clock derived from the H8S/2000 core's configurable clock divider. The 25 MHz rating applies across the full 2.7 V to 5.5 V supply range and industrial temperature grade, ensuring deterministic real-time performance in embedded control loops.
Does the DF2138AFA20JG support in-system programming (ISP)?
Yes, the DF2138AFA20JG supports in-system programming via its F-ZTAT™ flash memory. Programming is performed through the on-chip boot ROM using SCI or the dedicated Flash Programmer Mode, accessing the RAM-based programming control area at H'FFE080. The device guarantees ≥100 erase/write cycles with 10-year data retention - validated per Renesas flash specification tables in the Hardware Manual Rev. 4.00.
What are the I/O voltage tolerances for P52 and P97 on the DF2138AFA20JG?
P52/SCK0/SCL0 and P97/SDA0 are NMOS push-pull outputs on the DF2138AFA20JG. Their high-level output voltage is specified as VCC – 0.5 V at –200 µA, or 3.5 V minimum at –1 mA for VCC = 4.5–5.5 V. At lower VCC (2.7–3.5 V), VOH drops to 0.5 V minimum - confirming these pins require external pull-ups for reliable I²C or SPI bus operation and are not 5V-tolerant in high-drive mode.
How does the data transfer controller (DTC) function in the DF2138AFA20JG?
The DTC in the DF2138AFA20JG operates as a dedicated DMA engine that autonomously moves data between on-chip peripherals (e.g., ADC result registers, SCI receive buffers) and internal RAM without CPU intervention. It supports fixed- and variable-length transfers triggered by peripheral events, reducing CPU load during high-throughput operations like continuous ADC sampling or burst SCI reception - directly improving real-time responsiveness in the DF2138AFA20JG.
Is the DF2138AFA20JG qualified for automotive applications?
No, the DF2138AFA20JG is rated as a "Standard" quality grade device per Renesas documentation, intended for computers, office equipment, communications gear, and industrial robots - not for automotive, aerospace, medical life-support, or other "Specific" or "High Quality" applications. Its qualification excludes AEC-Q100 stress testing and extended temperature ranges required for under-hood automotive use.
DF2138AFA20JG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 80-BQFP
- Series:
- H8® H8S/2100
- Packaging:
- Bulk
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- H8S/2000
- Core Size:
- 16-Bit
- Speed:
- 20MHz
- Connectivity:
- Host Interface, I2C, IrDA, SCI
- Peripherals:
- POR, PWM, WDT
- Number of I/O:
- 58
- Program Memory Size:
- 128KB (128K x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- -
- RAM Size:
- 4K x 8
- Voltage - Supply (Vcc/Vdd):
- 4V ~ 5.5V
- Data Converters:
- A/D 8x10b; D/A 2x8b
- Oscillator Type:
- Internal
- Operating Temperature:
- -20°C ~ 75°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
DF2138AFA20JG FAQ
1.How can I place an order for DF2138AFA20JG through Aetrix?
Please submit a Request for Quotation (RFQ) for DF2138AFA20JG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DF2138AFA20JG reliable?
The price and inventory of DF2138AFA20JG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DF2138AFA20JG is usually 5 days.
3.What payment methods are accepted for DF2138AFA20JG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DF2138AFA20JG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DF2138AFA20JG?
DF2138AFA20JG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DF2138AFA20JG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DF2138AFA20JG?
For technical support, including DF2138AFA20JG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DF2138AFA20JG requirements.
6.How does Aetrix verify that DF2138AFA20JG is sourced from the original manufacturer or authorized distributors?
All DF2138AFA20JG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DF2138AFA20JG meets industry standards.
7.What is the process for return or replacement of DF2138AFA20JG?
All DF2138AFA20JG units undergo pre-shipment inspection (PSI). If there is an issue with DF2138AFA20JG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DF2138AFA20JG part is unused and in its original packaging.
Return procedure for DF2138AFA20JG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DF2138AFA20JG Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

