My Inquiry
My Account
Vishay Siliconix DG186AP/883
- Part No.:
- DG186AP/883
- Manufacturer:
- Vishay Siliconix
- Package:
- 14-DIP (0.300", 7.62mm)
- Datasheet:
-
DG186AP/883.pdf
- Description:
- IC SWITCH SPDT X 1 10OHM 14DIP
- Quantity:
- Payment:
- Shipping:
Inventory:3,206
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG186AP/883 from Vishay Siliconix is a radiation-hardened, precision SPDT analog switch built with n-channel JFETs and TTL-compatible bipolar driver circuitry. It delivers 10 Ω typical on-resistance (rDS(on)), <2 nA channel-on leakage (ID(on)), and break-before-make switching for audio/video signal routing in harsh environments. Used in telemetry systems and guidance control where signal integrity and fault tolerance are critical.
For engineers reviewing the DG186AP/883 datasheet, DG186AP/883 pinout, DG186AP/883 application, or DG186AP/883 equivalent, this page provides verified electrical parameters, military-grade package details (14-pin sidebraze), thermal limits (–55°C to +125°C), and validated alternative options for high-reliability analog switching designs.
Technical Context
The DG186AP/883 integrates two matched n-channel JFETs with a dedicated TTL-compatible bipolar driver that enforces break-before-make timing to prevent channel shorting and crosstalk. Its flat on-resistance over the full analog range (–7.5 V to +15 V) enables distortion-free signal switching without gain error.
It operates from dual supplies (V+ = +15 V, V– = –15 V), logic supply VL = +5 V, and reference supply VR = GND, supporting bidirectional conduction in the on-state and blocking up to 20 V peak-to-peak in the off-state with >55 dB off-isolation at 1 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | –7.5 V to +15 V - supports rail-to-rail video/audio signals without clipping |
| Drain-Source On-Resistance | 10 Ω max - ensures minimal insertion loss and consistent gain across analog input range |
| Channel-On Leakage Current | –0.1 nA max at +25°C - preserves accuracy in sample/hold and low-current sensor interfaces |
| Turn-On / Turn-Off Time | 400 ns / 200 ns max - enables fast multiplexing in real-time telemetry and control loops |
| Off Isolation | >55 dB at 1 MHz - suppresses crosstalk between channels in dense mixed-signal PCB layouts |
| Supply Voltage Range (V+ to V–) | 36 V max - accommodates wide-input industrial and aerospace power rails |
| Operating Temperature | –55°C to +125°C - qualified per MIL-PRF-38535 Class B for extended mission-critical operation |
Pinout & Package
Package: 14-pin sidebraze metal package, hermetically sealed, substrate and case common to V–. Designed for high-reliability military/aerospace mounting with welded or soldered leads.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 11, 12, 13, 14 | NC | No internal connection - electrically isolated; must be left unconnected or tied to V– per layout guidelines |
| 5 | D1 | Drain terminal of first JFET switch - connects to analog output path for Channel 1 |
| 6 | D2 | Drain terminal of second JFET switch - connects to analog output path for Channel 2 |
| 7 | S1 | Source terminal of first JFET switch - connects to common analog input (IN) |
| 8 | S2 | Source terminal of second JFET switch - connects to common analog input (IN) |
| 9 | IN | Analog input node - shared source connection for both SPDT paths; bidirectional conduction supported |
| 10 | V+ | Positive analog supply - powers JFET channel; must be ≥2 V above highest analog signal |
| V–* | Negative analog supply | Common to substrate and case - requires low-impedance grounding for EMI suppression and latch-up immunity |
| VL | Logic supply | +5 V TTL-level supply for internal driver - independent of analog rails for noise isolation |
| VR | Reference supply | GND reference for logic threshold - defines 0.8 V / 2.0 V input voltage levels |
Key Features
| Feature | Design Value |
|---|---|
| Break-before-make switching | Eliminates momentary channel shorting during state transition - prevents signal corruption in guidance command paths |
| Constant rDS(on) over analog range | ±10% variation from –7.5 V to +15 V - maintains linear gain in video amplification stages |
| Radiation hardness | Qualified per MIL-PRF-38535 Class B - withstands total ionizing dose (TID) relevant to space telemetry missions |
| Low charge injection | <1 pC - minimizes voltage spikes at output edges in sample-and-hold circuits |
| High off-isolation | >55 dB at 1 MHz - isolates sensitive telemetry receivers from adjacent RF or digital switching noise |
Applications
| Telemetry Signal Routing | Guidance Control Interface |
|---|---|
Use Scenario: Multiplexing multiple sensor outputs (accelerometer, gyroscope, pressure) into a single A/D converter in launch vehicle avionics. IC Role / Device Role / Timing Role: Precision SPDT analog switch enabling sequential sampling without gain drift or crosstalk-induced error. Use Value: Flat 10 Ω on-resistance ensures identical signal attenuation across all channels, preserving dynamic range and measurement fidelity. |
Use Scenario: Isolating redundant flight control actuator feedback signals during in-flight reconfiguration. IC Role / Device Role / Timing Role: Fault-tolerant analog switch with break-before-make action preventing conflicting commands from reaching servo drivers. Use Value: Radiation-hardened construction ensures uninterrupted operation under cosmic ray exposure during high-altitude missions. |
| Video Signal Switching | Audio Signal Selection |
Use Scenario: Selecting between primary and backup camera feeds in satellite Earth observation payloads. IC Role / Device Role / Timing Role: High-bandwidth analog switch handling composite video (0–5 MHz) with minimal group delay variation. Use Value: >55 dB off-isolation at 1 MHz suppresses ghosting and inter-channel interference in multi-camera imaging systems. |
Use Scenario: Routing voice comms and telemetry audio onto shared downlink channel in deep-space probes. IC Role / Device Role / Timing Role: Low-distortion analog switch preserving SNR in narrowband voice band (300–3400 Hz) transmission. Use Value: <2 nA channel-on leakage prevents DC offset accumulation in AC-coupled audio paths over extended mission durations. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar SPDT analog switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| DG187AP/883 | 30 Ω max rDS(on), higher leakage (1 nA max ID(on)), same package and temperature range | Better suited for lower-frequency telemetry where on-resistance tolerance is relaxed | Select when system bandwidth < 1 MHz and cost sensitivity outweighs precision requirements |
| JM38510/11105BCA | Identical electrical specs and 14-pin sidebraze package; manufactured under JAN38510 process flow | Same qualification level but different lot traceability and screening documentation | Choose when procurement mandates strict JAN38510 compliance over Vishay part-numbered sourcing |
Compared with DG186AP/883, DG187AP/883 trades precision for broader voltage margin in legacy systems, while JM38510/11105BCA offers identical performance with alternate military certification documentation - both require no PCB changes but differ in test reporting and supply chain provenance.
Availability
DG186AP/883 is available at Aetrix Electronics and suitable for telemetry systems, guidance and control subsystems, satellite video downlinks, and radiation-tolerant data acquisition requiring stable component supply across extended product lifecycles.
Supply support for DG186AP/883 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix designs and manufactures high-reliability discrete semiconductors and analog ICs, with emphasis on ruggedized components for aerospace, defense, and industrial markets.
The DG186AP/883 belongs to the DG186/187/188 family of radiation-hardened SPDT analog switches engineered specifically for precision signal routing in mission-critical guidance, telemetry, and video systems operating under extreme thermal and radiation stress.
FAQ
What is the maximum analog signal voltage range supported by DG186AP/883?
The DG186AP/883 supports an analog signal range of –7.5 V to +15 V under standard test conditions (V+ = +15 V, V– = –15 V). This rail-to-rail capability allows it to handle full-scale video and sensor signals without clipping, and is guaranteed by design per Vishay document 70033 Rev. E. The device maintains constant on-resistance across this entire span, ensuring linearity in precision applications like telemetry conditioning.
Does DG186AP/883 require external pull-up resistors on its logic inputs?
No, DG186AP/883 does not require external pull-up resistors. Its logic inputs are TTL-compatible with defined thresholds: VINL(max) = 0.8 V and VINH(min) = 2.0 V. The internal bipolar driver accepts direct connection to standard TTL or CMOS logic outputs. Input current remains below ±30 µA across temperature, eliminating need for biasing - confirmed in the "Digital Input" section of the DG186/187/188 datasheet (page 4-3).
How is the V– pin used in DG186AP/883, and why is it marked with an asterisk?
In DG186AP/883, the V– pin is internally connected to both the JFET substrate and the metal can package case (*COMMON TO SUBSTRATE AND CASE). This configuration provides inherent latch-up immunity and establishes a low-impedance return path for analog and logic grounds. The asterisk denotes mandatory grounding per MIL-STD-883 requirements - failure to tie V– to system ground risks EMI susceptibility and degraded off-isolation performance.
Can DG186AP/883 operate with asymmetric supply voltages, such as V+ = +12 V and V– = –5 V?
Yes, DG186AP/883 supports asymmetric supplies within absolute maximum ratings: V+ to V– ≤ 36 V, V+ to VD ≤ 33 V, and VD to V– ≤ 33 V. Operation at +12 V / –5 V (17 V total) is well within limits and maintains full analog range (–7.5 V to +12 V) provided V– is referenced correctly. However, on-resistance and leakage specs are characterized at ±15 V; actual performance should be verified per application conditions using the curves in Figure 4-6.
What is the power dissipation derating factor for DG186AP/883 in its 14-pin sidebraze package?
The DG186AP/883 in the 14-pin sidebraze package has a maximum power dissipation of 825 mW at +75°C ambient, with a derating factor of 11 mW/°C above that temperature. This means usable power drops linearly - e.g., at +125°C ambient, allowable dissipation is reduced to 275 mW (825 mW – 50°C × 11 mW/°C). Derating applies only when all leads are welded or soldered to the PCB, as specified in Note c on page 4-2 of the datasheet.
DG186AP/883 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- SPDT
- Multiplexer/Demultiplexer Circuit:
- 2:1
- Number of Circuits:
- 1
- On-State Resistance (Max):
- 10Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- -
- Voltage - Supply, Dual (V±):
- ±15V
- Switch Time (Ton, Toff) (Max):
- 400ns, 200ns
- -3db Bandwidth:
- -
- Charge Injection:
- -
- Channel Capacitance (CS(off), CD(off)):
- 21pF, 17pF
- Current - Leakage (IS(off)) (Max):
- 10nA
- Crosstalk:
- -
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-DIP
DG186AP/883 FAQ
1.How can I place an order for DG186AP/883 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG186AP/883 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG186AP/883 reliable?
The price and inventory of DG186AP/883 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG186AP/883 is usually 5 days.
3.What payment methods are accepted for DG186AP/883?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG186AP/883 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG186AP/883?
DG186AP/883 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG186AP/883 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG186AP/883?
For technical support, including DG186AP/883 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG186AP/883 requirements.
6.How does Aetrix verify that DG186AP/883 is sourced from the original manufacturer or authorized distributors?
All DG186AP/883 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG186AP/883 meets industry standards.
7.What is the process for return or replacement of DG186AP/883?
All DG186AP/883 units undergo pre-shipment inspection (PSI). If there is an issue with DG186AP/883, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG186AP/883 part is unused and in its original packaging.
Return procedure for DG186AP/883:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG186AP/883 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
