Vishay Siliconix DG2039DS-T1-E3
- Part No.:
- DG2039DS-T1-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- SOT-23-8
- Datasheet:
-
DG2039DS-T1-E3.pdf
- Description:
- IC SW SPST-NO/NCX2 5OHM SOT23-8
- Quantity:
- Payment:

- Shipping:

Inventory:4,781
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG2039DS-T1-E3 from Vishay Siliconix is a dual SPST analog switch with complementary logic control (Switch-1 ON / Switch-2 OFF at logic 0), 3.0 Ω on-resistance at 2.7 V, 12 ns switching time, and operation from 1.8 V to 5.5 V supply - used in portable test equipment for signal routing between dual-channel ADC inputs and sensor multiplexing paths.
For engineers reviewing the DG2039DS-T1-E3 datasheet, DG2039DS-T1-E3 pinout, DG2039DS-T1-E3 application, or DG2039DS-T1-E3 equivalent, key selection criteria include complementary channel behavior, low charge injection (10 pC), SOT23-8 package footprint, and guaranteed rON flatness ≤0.5 Ω across 1.5–V+ analog range.
Technical Context
The DG2039DS-T1-E3 implements two independent single-pole/single-throw CMOS switches with inverted digital control logic: IN1 controls COM1–NO2 path (active-low), while IN2 controls COM2–NC1 path (active-high). Each switch supports bidirectional analog conduction and blocks up to V+ when off.
It uses Vishay's high-density low-voltage process with epitaxial layer latchup protection, enabling stable operation at 1.8 V supply while maintaining <10 pC charge injection and >61 dB off-isolation at 1 MHz - critical for precision sample-and-hold and battery-powered instrumentation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Voltage Range | 1.8 V to 5.5 V - enables direct interface with 1.8 V/2.5 V/3.3 V/5 V logic and analog rails without level shifters. |
| On-Resistance (rON) | 3.0 Ω typ. at V+ = 2.7 V - ensures minimal signal attenuation and gain error in 50 Ω–1 kΩ impedance signal paths. |
| Charge Injection (QINJ) | 10 pC max. - limits voltage glitch on sampled hold capacitors, supporting ≤12-bit accuracy in data acquisition. |
| Turn-On/Off Time | 12 ns typ. - supports multiplexing rates up to ~40 MHz in time-critical channel selection. |
| Off-Leakage Current | ±10 nA max. at 85 °C - preserves DC accuracy in high-impedance sensor front-ends and battery monitoring circuits. |
| Channel Capacitance | CON = 35 pF - defines bandwidth limit with load; CCOM(off) = 19 pF minimizes crosstalk coupling into adjacent channels. |
Pinout & Package
SOT23-8 package: 3.0 mm × 1.7 mm × 1.3 mm body, 0.65 mm lead pitch, gull-wing leads. RoHS-compliant, halogen-free, moisture sensitivity level 1.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - IN1 | Digital control input for Switch-1 | Active-low: logic 0 enables COM1–NO2 path; referenced to GND, TTL/CMOS compatible. |
| 2 - NC1 | No-connect terminal | Internally unconnected; must be left floating or tied to GND/V+ per layout best practice - no current path. |
| 3 - V+ | Positive supply rail | Accepts 1.8–5.5 V; powers analog and digital sections; bypass capacitor required at pin. |
| 4 - COM1 | Analog common terminal of Switch-1 | Bidirectional node; connects to signal source or load; voltage range = 0 to V+. |
| 5 - NO2 | Normally-open terminal of Switch-2 | Connects to COM2 only when IN2 = logic 1; isolated from COM1 path - no shared conduction. |
| 6 - IN2 | Digital control input for Switch-2 | Active-high: logic 1 enables COM2–NO2 path; independent timing and logic polarity vs. IN1. |
| 7 - COM2 | Analog common terminal of Switch-2 | Independent analog path from COM1; supports separate signal routing without interaction. |
| 8 - GND | Ground reference | Analog and digital return; requires low-impedance connection to system ground plane. |
Key Features
| Feature | Design Value |
|---|---|
| Complementary dual-switch logic | IN1 active-low and IN2 active-high enable simultaneous but opposite channel states - ideal for alternating-path sampling and redundancy switching. |
| rON flatness ≤0.5 Ω | Ensures consistent gain and linearity across full analog input range (1.5 V to V+), critical for precision instrumentation amplifiers. |
| Epitaxial latchup protection | Guarantees immunity to destructive latchup under overvoltage transients or hot-swap conditions in portable systems. |
| Low 8 pF input capacitance | Minimizes loading on driving logic gates and preserves signal integrity in high-speed digital control interfaces. |
Applications
| Portable Test Equipment | Battery-Operated Sensor Systems |
|---|---|
Use Scenario: Multiplexing dual analog inputs to a single high-resolution ADC in handheld multimeters or oscilloscope probes. IC Role / Device Role / Timing Role: Dual SPST switch providing alternating signal routing with sub-15 ns transition to minimize aperture jitter. Use Value: Complementary logic eliminates need for external inverters; 3.0 Ω rON maintains SNR >70 dB across 10 mV–3 V input range. | Use Scenario: Isolating and selecting between multiple low-power environmental sensors (temperature, humidity, gas) in wireless IoT nodes. IC Role / Device Role / Timing Role: Low-leakage analog switch enabling microamp-level sleep current preservation during sensor dormancy. Use Value: ±10 nA off-leakage at 85 °C prevents drift in 10 MΩ sensor bridges; 1.8 V operation extends battery life by 2.3× vs. 3.3 V alternatives. |
| Cellular Phone Audio Routing | Sample-and-Hold Circuits |
Use Scenario: Switching microphone and receiver audio paths between baseband processor and codec in space-constrained smartphone designs. IC Role / Device Role / Timing Role: Dual-channel analog switch managing bidirectional voice-band signals (20 Hz–4 kHz) with minimal THD. Use Value: 10 pC charge injection prevents audible pop/click artifacts during call setup; SOT23-8 footprint saves 40% board area vs. SOIC-8. | Use Scenario: Connecting precision op-amp output to hold capacitor in 16-bit SAR ADC front-end with auto-zero calibration. IC Role / Device Role / Timing Role: Low-rON, low-QINJ switch isolating amplifier from hold cap during acquisition phase. Use Value: 3.0 Ω rON and 10 pC QINJ limit settling error to <0.0015% FS, supporting effective resolution ≥15.8 bits. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual SPST analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4617EUA+ | Single-supply 1.8–5.5 V, 3.5 Ω rON, 15 ns tON, non-complementary logic (both switches active-high). | Lacks complementary control; requires external inverter for alternating-path use; higher rON increases gain error in precision gain stages. | Select when identical logic polarity simplifies control firmware and rON tolerance >0.5 Ω is acceptable. |
| ADG721BRMZ-REEL | 1.8–5.5 V, 4.0 Ω rON, 10 ns tON, dual active-high logic, MSOP-8 only. | No SOT23-8 option; higher rON degrades DC accuracy in 12-bit+ systems; same package footprint not available. | Select when MSOP-8 is preferred and complementary logic is not required; verify thermal derating at 85 °C. |
Compared with MAX4617EUA+ and ADG721BRMZ-REEL, DG2039DS-T1-E3 uniquely delivers complementary logic in SOT23-8 with lowest rON (3.0 Ω) and guaranteed flatness - making it optimal for alternating-path sampling where timing alignment and gain matching are critical.
Availability
DG2039DS-T1-E3 is available at Aetrix Electronics and suitable for portable test equipment, battery-operated sensor systems, and cellular phone audio routing requiring stable component supply across industrial temperature range (-40 to +85 °C).
Supply support for DG2039DS-T1-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete MOSFETs, diodes, optoelectronics, and analog switches - with emphasis on high-reliability, low-power, and miniaturized solutions.
The DG2037/2038/2039 family was designed specifically for portable and battery-powered instrumentation requiring ultra-low rON, sub-15 ns switching, and 1.8 V compatibility - targeting space- and power-constrained signal routing.
FAQ
What is the logic configuration of DG2039DS-T1-E3?
DG2039DS-T1-E3 features complementary dual-switch logic: IN1 is active-low (enables COM1–NO2 when logic 0), and IN2 is active-high (enables COM2–NO2 when logic 1). This allows one switch to turn on while the other turns off simultaneously - essential for alternating-path architectures without external inverters. The truth table is explicitly defined in Vishay document 72359, Rev. B.
Does DG2039DS-T1-E3 support 1.8 V logic-level control?
Yes, DG2039DS-T1-E3 supports 1.8 V supply and is TTL/CMOS compatible: VINL ≤ 0.4 V (min) and VINH ≥ 1.5 V (min) at V+ = 3.0 V, ensuring reliable switching with 1.8 V GPIOs. Input thresholds scale with V+, maintaining noise margin across the full 1.8–5.5 V operating range - confirmed in the "Digital Control" section of the DG2039DS-T1-E3 datasheet.
What is the maximum analog signal voltage allowed at COM/NO/NC pins of DG2039DS-T1-E3?
The DG2039DS-T1-E3 allows analog signals from 0 V to V+ on all COM, NO, and NC terminals. Absolute maximum rating specifies -0.3 V to (V+ + 0.3 V); exceeding V+ risks forward-biasing internal clamping diodes. For safe operation, keep analog voltages strictly within 0 to V+ - e.g., 0–3.3 V when V+ = 3.3 V. This is stated in Note (a) and Absolute Maximum Ratings tables of DG2039DS-T1-E3 documentation.
Is DG2039DS-T1-E3 pin-compatible with DG2037DS-T1-E3 or DG2038DS-T1-E3?
No, DG2039DS-T1-E3 is not pin-compatible with DG2037DS-T1-E3 or DG2038DS-T1-E3. While all three share the SOT23-8 package and pin count, pin functions differ: DG2039 uses IN1/IN2 with complementary logic and NO2/NC1 assignments distinct from DG2037 (dual NO) and DG2038 (dual NC). Pin configurations are shown separately in Figures 3–5 of DG2039DS-T1-E3 datasheet 72359.
What thermal derating applies to DG2039DS-T1-E3 in SOT23-8 package?
DG2039DS-T1-E3 in SOT23-8 has a power dissipation limit of 515 mW at 25 °C, derated linearly at 6.5 mW/°C above 25 °C. At 85 °C ambient, maximum allowable power drops to 515 − (60 × 6.5) = 125 mW. This derating is specified in Note (c) and Absolute Maximum Ratings table of the DG2039DS-T1-E3 datasheet and must be applied in thermally constrained PCB layouts.
DG2039DS-T1-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO/NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 5Ohm
- Channel-to-Channel Matching (ΔRon):
- 200mOhm (Max)
- Voltage - Supply, Single (V+):
- 1.8V ~ 5.5V
- Voltage - Supply, Dual (V±):
- -
- Switch Time (Ton, Toff) (Max):
- 30ns, 22ns
- -3db Bandwidth:
- -
- Charge Injection:
- 1pC
- Channel Capacitance (CS(off), CD(off)):
- 15pF, 17pF
- Current - Leakage (IS(off)) (Max):
- 1nA
- Crosstalk:
- -67dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-8
DG2039DS-T1-E3 FAQ
1.How can I place an order for DG2039DS-T1-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG2039DS-T1-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG2039DS-T1-E3 reliable?
The price and inventory of DG2039DS-T1-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG2039DS-T1-E3 is usually 5 days.
3.What payment methods are accepted for DG2039DS-T1-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG2039DS-T1-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG2039DS-T1-E3?
DG2039DS-T1-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG2039DS-T1-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG2039DS-T1-E3?
For technical support, including DG2039DS-T1-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG2039DS-T1-E3 requirements.
6.How does Aetrix verify that DG2039DS-T1-E3 is sourced from the original manufacturer or authorized distributors?
All DG2039DS-T1-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG2039DS-T1-E3 meets industry standards.
7.What is the process for return or replacement of DG2039DS-T1-E3?
All DG2039DS-T1-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG2039DS-T1-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG2039DS-T1-E3 part is unused and in its original packaging.
Return procedure for DG2039DS-T1-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG2039DS-T1-E3 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

