Analog Devices Inc./Maxim Integrated DG212CSE+
- Part No.:
- DG212CSE+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG212CSE+.pdf
- Description:
- IC SW SPST-NOX4 175OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:255
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG212CSE+ from Maxim Integrated is a quad SPST normally open analog switch IC designed for bidirectional signal routing in ±4.5V to ±18V dual-supply systems. It features guaranteed break-before-make switching, 175Ω typical RDS(ON) at ±15V, <5pF OFF-capacitance per channel, and CMOS/TTL logic compatibility - enabling use in programmable gain amplifiers and automatic test equipment.
For engineers reviewing the DG212CSE+ datasheet, DG212CSE+ pinout, DG212CSE+ application, or DG212CSE+ equivalent, key selection criteria include analog signal range (±15V), leakage performance (±5nA max ID(OFF)), switching speed (460ns tON), and absence of VL supply requirement - critical for portable and space-constrained designs.
Technical Context
The DG212CSE+ implements four independent SPST switches using monolithic CMOS process technology with inverted control inputs relative to DG201/DG211. Each switch guarantees nonlatching behavior when power supplies are disconnected while analog signals remain applied.
It operates without a separate logic supply (VL), accepting standard CMOS/TTL input levels directly referenced to GND, and maintains constant on-resistance across its full ±15V analog signal range - supporting precision signal routing in both directions with no added offset.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | ±15V - supports rail-to-rail signal handling across full dual-supply operating range |
| RDS(ON) | 115Ω (min) to 175Ω (typ) at ±15V - ensures low insertion loss and minimal signal distortion |
| ID(OFF) / IS(OFF) | ±5.0nA max at ±14V - enables high-impedance signal paths with negligible leakage error |
| tON / tOFF | 460ns / 360ns typ - suitable for medium-speed multiplexing and sample/hold timing |
| CD(OFF) / CS(OFF) | 5pF max each - minimizes capacitive crosstalk and feedthrough in multi-channel systems |
| OIRR | 70dB min - provides strong isolation between disabled channels in analog mux applications |
| Power Supply Range | ±4.5V to ±18V continuous - allows flexible biasing in industrial and telecom power architectures |
Pinout & Package
DG212CSE+ is housed in a 16-pin SOIC (Small Outline Integrated Circuit) package with 1.27mm pitch, JEDEC MS-012 compliant outline, and exposed pad option (not present in SO variant). Pin 1 is index-marked; pins 12 and 13 are NC and V+, respectively.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 8, 9, 16 | IN1–IN4 | Inverted logic control inputs - low = switch ON (normally open topology) |
| 2, 15, 10, 7 | D1–D4 | Drain terminals - bidirectional analog signal outputs connected to load side |
| 3, 14, 11, 6 | S1–S4 | Source terminals - bidirectional analog signal inputs connected to source side |
| 4 | V− | Negative supply rail - must be connected to system −VSS for proper switch biasing |
| 5 | GND | Digital ground reference - common return for logic inputs and substrate connection |
| 13 | V+ | Positive supply rail - powers analog core and connects to substrate; requires stable +VDD |
Key Features
| Feature | Design Value |
|---|---|
| No VL supply required | Eliminates third power rail - simplifies PCB layout and reduces BOM count vs legacy DG212 variants |
| Guaranteed break-before-make | Prevents momentary short-circuit during channel switching - essential for fault-tolerant analog routing |
| Nonlatching under signal-present power-off | Enables hot-swap-safe operation - prevents destructive latch-up when V+/V− are removed mid-signal |
| CMOS/TTL logic compatible | Accepts 0V/2.4V input thresholds directly - interoperable with microcontrollers and FPGA I/O without level shifters |
| Constant RDS(ON) over signal range | Maintains linear on-resistance from −15V to +15V - preserves signal integrity in precision instrumentation |
Applications
| Programmable Gain Amplifier | Analog Multiplexer |
|---|---|
Use Scenario: Selecting feedback resistor networks to set variable gain in op-amp circuits. IC Role / Device Role / Timing Role: Quad SPST switch routing discrete resistors into amplifier feedback path. Use Value: Enables precise, digitally controlled gain steps without mechanical relays or trimming components. |
Use Scenario: Routing multiple sensor inputs to a single ADC channel in data acquisition systems. IC Role / Device Role / Timing Role: Analog signal selector with guaranteed break-before-make to prevent channel coupling. Use Value: Supports 16-channel expansion via cascaded devices while maintaining <5pF channel capacitance. |
| Automatic Test Equipment | Communications Systems |
Use Scenario: Configuring signal paths for stimulus/response measurement in benchtop ATE platforms. IC Role / Device Role / Timing Role: High-isolation analog switch matrix managing DUT interface connections. Use Value: Delivers 70dB OFF-isolation and <5nA leakage - critical for low-level signal fidelity and measurement accuracy. |
Use Scenario: Signal routing in PBX/PABX line card interfaces and analog front-end conditioning. IC Role / Device Role / Timing Role: Bidirectional analog switch handling voice-band signals (300Hz–3.4kHz). Use Value: Supports ±15V signal swing and rail-to-rail operation - compatible with legacy telecom voltage standards. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4617ESE+ | Single SPST, 5Ω RDS(ON), +3V to +16V single-supply only | Lacks dual-supply capability and quad integration - requires four devices for equivalent channel count | Select when ultra-low on-resistance and single-supply operation are prioritized over channel density |
| ADG1412BRUZ | Quad SPST, 1.8Ω RDS(ON), ±15V rating, but requires VL supply and has higher leakage (±20nA) | Higher drive current capability but introduces additional supply complexity and reduced OFF-isolation (65dB) | Choose when lowest possible on-resistance is mandatory and VL supply infrastructure already exists |
Compared with MAX4617ESE+ and ADG1412BRUZ, DG212CSE+ uniquely balances quad integration, dual-supply flexibility, no-VL simplicity, and sub-5nA leakage - making it optimal for compact, battery-aware, and high-fidelity analog routing where supply count and leakage error are design constraints.
Availability
DG212CSE+ is available at Aetrix Electronics and suitable for programmable gain amplifiers, analog multiplexers, and automatic test equipment requiring stable component supply, long-term lifecycle support, and consistent parametric performance across temperature.
Supply support for DG212CSE+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, communications, and computing applications - emphasizing reliability, integration, and robustness.
DG212CSE+ belongs to Maxim's high-voltage analog switch product line, engineered specifically for signal routing in ±15V systems where latch-up immunity, low leakage, and simplified power architecture are critical requirements.
FAQ
What is the maximum analog signal voltage range supported by DG212CSE+?
DG212CSE+ supports an analog signal range of ±15V when operated with ±15V supplies. Its absolute maximum ratings allow up to ±18V continuous operation, but the guaranteed linear signal range remains ±15V per the Electrical Characteristics table. This makes DG212CSE+ suitable for industrial and telecom applications requiring full rail-to-rail analog handling without clipping or distortion.
Does DG212CSE+ require a separate logic supply voltage (VL)?
No, DG212CSE+ does not require a VL supply. Unlike earlier DG212 variants, Maxim's implementation eliminates the need for a third logic supply by integrating level-shifting circuitry that accepts standard CMOS/TTL input voltages (0V and ≥2.4V) referenced directly to GND. This simplifies power design and reduces board space - a key differentiator confirmed in the Features section and Typical Operating Circuit diagram.
What is the on-resistance (RDS(ON)) specification for DG212CSE+ and how does it vary?
DG212CSE+ specifies RDS(ON) as 115Ω (min) to 175Ω (typ) at ±15V supplies with ±10V analog signal and 1mA test current. The datasheet confirms this value remains essentially constant across the full ±15V analog signal range - a critical feature for precision gain-setting and low-distortion signal routing. At lower supplies (e.g., ±10V), RDS(ON) increases to ~250Ω, as shown in the RDS(ON) vs. Power Supplies graph.
How does DG212CSE+ ensure safe operation when power supplies are disconnected?
DG212CSE+ is guaranteed nonlatching when V+ and V− are turned off while analog signals remain present at S/D pins - a feature explicitly verified in the Absolute Maximum Ratings and General Description sections. Internal protection structures prevent parasitic SCR activation, allowing DG212CSE+ to safely tolerate hot-swap conditions and fault scenarios common in automated test and modular instrumentation systems.
What package type and pin count does DG212CSE+ use?
DG212CSE+ uses a 16-pin SOIC (Small Outline Integrated Circuit) package conforming to JEDEC MS-012 outline, with 1.27mm lead pitch and standard body dimensions (10.00mm × 4.00mm). This surface-mount package is RoHS-compliant and optimized for reflow assembly. Pin 1 is marked with a notch or dot; pins 12 and 13 are NC and V+, respectively - as confirmed in the Pin Configurations and Pin Description sections.
DG212CSE+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Switch Circuit:
- SPST - NO
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 175Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- -
- Voltage - Supply, Dual (V±):
- ±4.5V ~ 18V
- Switch Time (Ton, Toff) (Max):
- 1µs, 500ns
- -3db Bandwidth:
- -
- Charge Injection:
- -
- Channel Capacitance (CS(off), CD(off)):
- 5pF, 5pF
- Current - Leakage (IS(off)) (Max):
- 5nA
- Crosstalk:
- -90dB @ 100kHz
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG212CSE+ FAQ
1.How can I place an order for DG212CSE+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DG212CSE+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG212CSE+ reliable?
The price and inventory of DG212CSE+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG212CSE+ is usually 5 days.
3.What payment methods are accepted for DG212CSE+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG212CSE+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG212CSE+?
DG212CSE+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG212CSE+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG212CSE+?
For technical support, including DG212CSE+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG212CSE+ requirements.
6.How does Aetrix verify that DG212CSE+ is sourced from the original manufacturer or authorized distributors?
All DG212CSE+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG212CSE+ meets industry standards.
7.What is the process for return or replacement of DG212CSE+?
All DG212CSE+ units undergo pre-shipment inspection (PSI). If there is an issue with DG212CSE+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG212CSE+ part is unused and in its original packaging.
Return procedure for DG212CSE+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG212CSE+ Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

