Analog Devices Inc./Maxim Integrated DG300ACWE+
- Part No.:
- DG300ACWE+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DG300ACWE+.pdf
- Description:
- IC SWITCH SPST-NOX2 50OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,521
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG300ACWE+ from Maxim Integrated is a dual single-pole single-throw (SPST) CMOS analog switch with TTL/CMOS-compatible control inputs, <50Ω on-resistance, ±15V analog signal range, and break-before-make switching. It operates from ±5V to ±18V dual supplies or +10V to +30V single supply (V− = GND), targeting low-power portable instrumentation and sample/hold circuits.
For engineers reviewing the DG300ACWE+ datasheet, DG300ACWE+ pinout, DG300ACWE+ application, or DG300ACWE+ equivalent, key selection criteria include guaranteed 16-pin wide SOIC package, -25°C to +85°C operating temperature, <50Ω RDS(ON), sub-300ns switching times, and low 12pC charge injection-critical for precision analog signal routing in battery-powered systems.
Technical Context
The DG300ACWE+ implements monolithic CMOS switch architecture with latchup-proof construction and fully independent channel control logic. Its dual SPST topology supports discrete signal path enable/disable with no internal inter-channel coupling, and its substrate-isolated design ensures V+ to V− analog rail operation without signal clipping.
Break-before-make timing (50ns minimum) prevents transient shorting during state transitions, while low 14pF off-capacitance (CS(OFF)/CD(OFF)) and 40pF on-capacitance minimize signal distortion at high frequencies. Charge injection is tightly controlled at 12pC (typ) under ±15V supply, enabling accurate sampling in precision data acquisition.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | ±15V - Supports full-rail analog signals from V− to V+, eliminating level-shifting in bipolar sensor interfaces. |
| On-Resistance (RDS(ON)) | <50Ω (typ) - Ensures minimal voltage drop and gain error in precision amplifier and PGA signal paths. |
| Turn-On/Off Time | 150ns / 130ns (typ) - Enables fast multiplexing in multi-channel data loggers and real-time control loops. |
| Charge Injection | 12pC (typ) - Limits sampling error in 12-bit+ ADC front-ends and sample-and-hold applications. |
| Off-Leakage Current | <±0.1nA (typ) - Preserves signal integrity in high-impedance sensor nodes and ultra-low-power standby modes. |
| Supply Voltage Range | ±5V to ±18V dual or +10V to +30V single - Simplifies power architecture across industrial and portable designs. |
| Logic Compatibility | TTL and CMOS - Direct interface with microcontrollers, FPGAs, and legacy logic without level shifters. |
Pinout & Package
Package: 16-lead wide SOIC (SOIC-W), 7.6mm × 10.3mm body, 1.27mm pitch, RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14, 15 | No Connect (N.C.) | Internally unconnected; must be left floating or tied to GND per layout best practice-no functional role. |
| 8 | GND | Ground reference for digital control logic and substrate bias; critical for noise immunity and latchup prevention. |
| 16 | V+ | Positive supply rail; powers analog switch core and sets upper analog signal limit (V+ to V− range). |
| 14 | V− | Negative supply rail; defines lower analog signal limit and enables true bipolar operation. |
| 11, 12 | IN1, IN2 | Digital control inputs; active-high TTL/CMOS logic drives respective SPST switches ON/OFF independently. |
| 3, 4 | S1, S2 | Source terminals; connect to analog signal source (e.g., sensor output or DAC); current flows S→D when ON. |
| 1, 2 | D1, D2 | Drain terminals; connect to load (e.g., ADC input or amplifier stage); completes signal path when switch is closed. |
Key Features
| Feature | Design Value |
|---|---|
| Break-Before-Make Switching | 50ns guaranteed interval prevents momentary short-circuit between channels during state transition. |
| Latchup-Proof Construction | Monolithic CMOS process with guard rings eliminates destructive latchup under overvoltage or ESD stress. |
| Single-Supply Capability | V− tied to GND enables +10V to +30V operation-reduces BOM count in battery-powered instruments. |
| Low On-Resistance Flatness | <50Ω across full analog range minimizes THD and gain error in audio and precision measurement paths. |
| Ultra-Low Charge Injection | 12pC typical ensures ≤0.5 LSB error in 12-bit SAR ADC sample/hold stages at 100kSPS. |
Applications
| Portable Instruments | Low-Power Sample/Holds |
|---|---|
Use Scenario: Handheld multimeters and portable oscilloscopes requiring battery-efficient signal routing between multiple sensors and ADCs. IC Role / Device Role / Timing Role: Dual SPST analog switch enabling sequential channel selection with minimal power draw and no signal degradation. Use Value: <50Ω RDS(ON) and ±15V signal range preserve measurement accuracy across DC to 100kHz bandwidth without external amplification. |
Use Scenario: Precision data acquisition systems capturing transient analog waveforms with 12-bit+ resolution. IC Role / Device Role / Timing Role: Low-charge-injection switch isolating hold capacitor from input source during sampling phase. Use Value: 12pC typical charge injection limits sampling error to <0.3 LSB at 12-bit, ensuring fidelity in medical and test equipment. |
| Power-Supply Switching | Programmable Gain Amplifiers |
Use Scenario: Industrial controllers managing redundant power rails or enabling/disabling auxiliary subsystems. IC Role / Device Role / Timing Role: High-voltage SPST switch controlling connection of +12V/+24V rails to isolated loads. Use Value: ±18V max supply rating and 30mA continuous current support safe switching of moderate-power analog circuitry. |
Use Scenario: Sensor signal conditioning blocks where gain is adjusted via switched feedback resistors. IC Role / Device Role / Timing Role: Precision analog switch selecting resistor values in op-amp feedback network to set gain steps. Use Value: Matched on-resistance (<10% channel-to-channel variation) maintains consistent gain accuracy across all settings. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4617ESE+ | Single SPST, 4.5Ω RDS(ON), +1.8V to +36V single-supply only, 16-pin SOIC. | Better on-resistance but lacks dual-channel integration and ±V operation; requires level-shifting for TTL control. | Select MAX4617ESE+ only if ultra-low RDS(ON) and single-supply simplicity outweigh need for dual independent switches. |
| ADG1419BRUZ | Dual SPDT, 1.3Ω RDS(ON), ±15V supply, 16-pin TSSOP, higher cost, 1.5pC charge injection. | Superior performance in precision multiplexing but SPDT topology and TSSOP footprint differ from DG300ACWE+'s SPST/SOIC. | Choose ADG1419BRUZ when SPDT functionality and sub-2pC charge injection justify redesign and cost increase. |
Compared with MAX4617ESE+ and ADG1419BRUZ, the DG300ACWE+ delivers optimal balance of dual SPST integration, ±15V rail-to-rail analog handling, and proven reliability in portable instrumentation-without requiring PCB rework or logic-level adaptation.
Availability
DG300ACWE+ is available at Aetrix Electronics and suitable for portable instrumentation, low-power sample/holds, and programmable gain amplifiers requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for DG300ACWE+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs high-performance analog, mixed-signal, and power management ICs for industrial, automotive, and communications markets.
The DG300 family targets low-power, high-fidelity analog signal routing in portable and battery-operated equipment-emphasizing rail-to-rail operation, low leakage, and robust switching integrity.
FAQ
What is the maximum supply voltage rating for DG300ACWE+?
The DG300ACWE+ supports dual-supply operation up to ±18V (36V total), with absolute maximum V+ = 36V referenced to V−. For single-supply use, V− must be tied to GND and V+ can range from +10V to +30V. Exceeding these limits risks permanent damage per the Absolute Maximum Ratings table in the datasheet.
Does DG300ACWE+ support rail-to-rail analog signal switching?
Yes, the DG300ACWE+ supports analog signals spanning the full range from V− to V+, including ±15V operation. This rail-to-rail capability allows direct interfacing with bipolar sensors and op-amps without clamping or level-shifting, preserving signal integrity across the entire analog input range.
What is the guaranteed on-resistance specification for DG300ACWE+?
The DG300ACWE+ guarantees drain-source on-resistance (RDS(ON)) of ≤50Ω across the full analog signal range and operating temperature. Typical values are 30Ω at ±15V, with variation less than 10% between channels-critical for matched gain and low THD in precision signal paths.
How does DG300ACWE+ handle break-before-make timing?
The DG300ACWE+ implements a guaranteed 50ns break-before-make interval between switch transitions, preventing momentary short-circuits during state changes. This timing is inherent to the internal CMOS control logic and requires no external timing components-ensuring safe operation in multiplexed sensor arrays.
Is DG300ACWE+ compatible with standard TTL logic levels?
Yes, the DG300ACWE+ features fully TTL- and CMOS-compatible digital inputs (IN1, IN2). Logic high threshold is 2.0V min, and logic low is 0.8V max-allowing direct connection to 5V microcontrollers, FPGAs, and legacy logic families without level-shifting circuitry.
DG300ACWE+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Switch Circuit:
- SPST - NO
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 50Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- -
- Voltage - Supply, Dual (V±):
- ±5V ~ 18V
- Switch Time (Ton, Toff) (Max):
- 300ns, 250ns
- -3db Bandwidth:
- -
- Charge Injection:
- 12pC
- Channel Capacitance (CS(off), CD(off)):
- 14pF, 14pF
- Current - Leakage (IS(off)) (Max):
- 5nA
- Crosstalk:
- -74dB @ 500kHz
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG300ACWE+ FAQ
1.How can I place an order for DG300ACWE+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DG300ACWE+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG300ACWE+ reliable?
The price and inventory of DG300ACWE+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG300ACWE+ is usually 5 days.
3.What payment methods are accepted for DG300ACWE+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG300ACWE+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG300ACWE+?
DG300ACWE+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG300ACWE+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG300ACWE+?
For technical support, including DG300ACWE+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG300ACWE+ requirements.
6.How does Aetrix verify that DG300ACWE+ is sourced from the original manufacturer or authorized distributors?
All DG300ACWE+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG300ACWE+ meets industry standards.
7.What is the process for return or replacement of DG300ACWE+?
All DG300ACWE+ units undergo pre-shipment inspection (PSI). If there is an issue with DG300ACWE+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG300ACWE+ part is unused and in its original packaging.
Return procedure for DG300ACWE+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG300ACWE+ Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

