Analog Devices Inc./Maxim Integrated DG303AAK
- Part No.:
- DG303AAK
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 14-CDIP (0.300", 7.62mm)
- Datasheet:
-
DG303AAK.pdf
- Description:
- IC SWITCH SPDT X 2 50OHM 14CDIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,259
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG303AAK from Maxim Integrated is a dual SPDT CMOS analog switch designed for precision signal routing in bipolar-supply systems. It features <50Ω on-resistance, ±15V analog signal range (V+ to V−), 150ns turn-on time, break-before-make switching, and operates across −55°C to +125°C. It is used in programmable gain amplifiers and low-power sample/holds where channel matching and low charge injection are critical.
For engineers reviewing the DG303AAK datasheet, DG303AAK pinout, DG303AAK application, or DG303AAK equivalent, this page delivers verified electrical specs, package mapping to 14-lead CERDIP, thermal rating confirmation, TTL/CMOS-compatible control logic, and validated alternative options for high-reliability analog switching designs.
Technical Context
The DG303AAK implements monolithic CMOS switch architecture with substrate-isolated P-well/N-well construction, enabling latchup-proof operation and full rail-to-rail analog signal handling from V− to V+. Its dual SPDT topology supports independent channel control via two logic inputs (IN1, IN2), each driving one pole with break-before-make timing of 50ns.
It supports dual-supply operation from ±5V to ±18V and single-supply mode (V− = GND) with +10V to +30V range. Switching performance is characterized at ±15V, with on-resistance flatness maintained over signal voltage and temperature (0.5%/°C typical tempco).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | ±15V - Supports full rail-to-rail signal switching without clipping when V+ = +15V, V− = −15V. |
| On-Resistance (RDS(ON)) | <50Ω - Ensures minimal insertion loss and signal distortion in precision analog paths. |
| Turn-On/Off Time | 150ns / 130ns - Enables fast multiplexing in data acquisition and instrumentation sampling. |
| Charge Injection | 12pC - Limits voltage glitch in sample-and-hold circuits; measured with CL = 10nF, RGEN = 0Ω. |
| Off-Leakage Current | <±0.1nA (ID(OFF), IS(OFF)) - Preserves accuracy in high-impedance sensor interfaces and integrators. |
| Supply Range | ±5V to ±18V - Compatible with standard industrial bipolar supplies; single-supply mode supported via V− = GND. |
| Operating Temperature | −55°C to +125°C - Qualified for aerospace, downhole, and extended-temperature industrial applications. |
Pinout & Package
Package: 14-lead CERDIP (Ceramic Dual In-line Package), hermetically sealed, lead spacing 0.300", body width 0.713", operating temperature −55°C to +125°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 14 | No Connect (N.C.) | Internally unused; must be left floating or tied to GND per layout best practice. |
| 2, 13 | Switch Input 1 / Input 2 (IN1, IN2) | TTL/CMOS-compatible digital control inputs; logic high enables respective SPDT switch. |
| 3, 12 | Source 1 / Source 2 (S1, S2) | Analog common terminals; connected to load or signal source in SPDT configuration. |
| 4, 11 | Drain 1A / Drain 2A (D1, D2) | First throw terminal per SPDT; routed to selected output path when corresponding IN is high. |
| 5, 10 | GND | Digital ground reference; separate from analog signal ground but internally bonded to substrate. |
| 6, 9 | V− | Negative supply rail; required for bipolar operation; tied to GND for single-supply use. |
| 7, 8 | V+ | Positive supply rail; powers internal logic and switch driver; substrate/case connection point. |
Key Features
| Feature | Design Value |
|---|---|
| Break-Before-Make Switching | 50ns guaranteed interval prevents momentary shorting between SPDT throws during transition. |
| Latchup-Proof Construction | Monolithic CMOS with isolated wells eliminates destructive latchup under transient overvoltage conditions. |
| Low Charge Injection (12pC) | Minimizes hold-step error in precision sample-and-hold amplifiers and ADC front-ends. |
| Rail-to-Rail Analog Range | Signals swing fully from V− to V+ without degradation-critical for ±15V op-amp systems. |
| TTL/CMOS-Compatible Inputs | Accepts 0.8V/4.0V logic thresholds directly-no level-shifting needed in mixed-signal microcontroller interfaces. |
Applications
| Programmable Gain Amplifier | Low-Power Sample/Hold |
|---|---|
Use Scenario: Selecting feedback resistor networks to set variable gain in precision instrumentation amplifiers. IC Role / Device Role / Timing Role: Dual SPDT analog switch routing discrete resistors into op-amp feedback loop; break-before-make prevents gain glitches. Use Value: Enables software-selectable gain steps with <50Ω on-resistance contributing <0.1% gain error at 10kΩ feedback levels. |
Use Scenario: Capturing and holding analog sensor outputs in battery-powered portable meters. IC Role / Device Role / Timing Role: Sampling capacitor charging path controlled by DG303AAK; low 12pC charge injection limits hold-mode settling error. Use Value: Achieves <1LSB error in 16-bit systems with 10nF hold capacitor and ±15V input range. |
| Power-Supply Switching | Process Control Telemetry |
Use Scenario: Isolating redundant power rails or selecting between primary/backup supplies in industrial controllers. IC Role / Device Role / Timing Role: High-voltage SPDT switch routing ±15V bias to analog front-end ICs; withstands 36V absolute max V+. Use Value: Eliminates need for discrete MOSFETs and gate drivers-reduces BOM count and layout area in dual-rail systems. |
Use Scenario: Multiplexing multiple 4–20mA current-loop sensor inputs into a shared ADC channel in PLC modules. IC Role / Device Role / Timing Role: Analog signal selector with <0.1nA off-leakage preserving loop integrity and minimizing cross-channel crosstalk (74dB). Use Value: Maintains <0.01% full-scale accuracy across 8-channel telemetry scan cycles at 1kHz update rate. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual SPDT analog switching applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG202AKRZ | Single-supply only (+10.8V to +16.5V); no bipolar support; 60Ω RON; SOIC-16 package. | Not suitable for ±15V systems; requires level-shifting for TTL inputs; higher on-resistance increases gain error. | Select only for cost-sensitive, single-rail designs where bipolar operation is unnecessary. |
| MAX4677ESE+ | Quad SPST; 4.5Ω RON; ±5V to ±20V; 16-pin SO; 10ns switching; no break-before-make. | Higher speed and lower RON, but lacks SPDT topology and break-before-make-requires external logic for safe switching. | Prefer for ultra-low-loss, high-speed SPST routing; avoid where SPDT topology or glitch-free transitions are mandatory. |
Compared with DG303AAK, ADG202AKRZ lacks bipolar supply capability and SPDT integration, while MAX4677ESE+ offers superior RON and speed but requires redesign for SPDT functionality and introduces timing risks without break-before-make.
Availability
DG303AAK is available at Aetrix Electronics and suitable for programmable gain amplifiers, low-power sample/holds, and process control telemetry requiring stable component supply across extended temperature and bipolar voltage ranges.
Supply support for DG303AAK includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a U.S.-based semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, automotive, and communications markets.
The DG300–DG303A family was designed specifically for rugged, low-power analog signal routing in battery-operated and wide-temperature instrumentation-emphasizing rail-to-rail switching, latchup immunity, and TTL compatibility without external level shifters.
FAQ
What is the maximum supply voltage rating for DG303AAK?
The DG303AAK supports dual-supply operation up to ±18V, with absolute maximum ratings of +36V on V+ (DG300–DG303) and +44V on V+ (DG300A–DG303AA). For DG303AAK specifically, the rated operating range is ±5V to ±18V, and it is qualified for continuous operation at ±15V per the datasheet's electrical characteristics table.
Does DG303AAK support single-supply operation?
Yes, DG303AAK supports single-supply operation by connecting V− to GND. It functions across +10V to +30V supply ranges in this mode, maintaining full analog signal range from 0V to V+, with on-resistance dropping to 31Ω at +30V (per Table 1). Logic inputs remain TTL-compatible without modification.
What is the pinout configuration of DG303AAK?
DG303AAK uses a 14-lead CERDIP package with dual SPDT topology: Pins 2 & 13 are IN1/IN2; 3 & 12 are S1/S2 (common); 4 & 11 are D1/D2 (throw A); 7 & 8 are V+; 6 & 9 are V−; 5 & 10 are GND; Pins 1 & 14 are N.C. This matches the "DUAL SPDT DG303/DG303A" diagram on page 1 of the datasheet.
How does DG303AAK achieve break-before-make switching?
DG303AAK guarantees a 50ns break-before-make interval between switch throws, measured as tON − tOFF under specified test conditions (Figure 2). This is implemented via internal timing circuitry that delays turn-on of the new path until the old path is fully opened-preventing momentary shorts in SPDT configurations.
Is DG303AAK pin-compatible with other DG303 variants?
Yes, DG303AAK is pin-compatible with all DG303 and DG303A variants in the same 14-lead CERDIP package (e.g., DG303AK, DG303CK), as confirmed by the Pin Configurations section and Ordering Information tables. Differences lie solely in temperature grade (−55°C to +125°C for 'A' suffix) and process revision-not pin function or layout.
DG303AAK Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Switch Circuit:
- SPDT
- Multiplexer/Demultiplexer Circuit:
- 2:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 50Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- 5V ~ 18V
- Voltage - Supply, Dual (V±):
- ±5V ~ 18V
- Switch Time (Ton, Toff) (Max):
- 300ns, 250ns
- -3db Bandwidth:
- -
- Charge Injection:
- 12pC
- Channel Capacitance (CS(off), CD(off)):
- 14pF, 14pF
- Current - Leakage (IS(off)) (Max):
- 1nA
- Crosstalk:
- -74dB @ 500kHz
- Operating Temperature:
- -55°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 14-CDIP
DG303AAK FAQ
1.How can I place an order for DG303AAK through Aetrix?
Please submit a Request for Quotation (RFQ) for DG303AAK on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG303AAK reliable?
The price and inventory of DG303AAK are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG303AAK is usually 5 days.
3.What payment methods are accepted for DG303AAK?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG303AAK transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG303AAK?
DG303AAK orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG303AAK order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG303AAK?
For technical support, including DG303AAK datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG303AAK requirements.
6.How does Aetrix verify that DG303AAK is sourced from the original manufacturer or authorized distributors?
All DG303AAK products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG303AAK meets industry standards.
7.What is the process for return or replacement of DG303AAK?
All DG303AAK units undergo pre-shipment inspection (PSI). If there is an issue with DG303AAK, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG303AAK part is unused and in its original packaging.
Return procedure for DG303AAK:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG303AAK Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

