Analog Devices Inc./Maxim Integrated DG309CY+
- Part No.:
- DG309CY+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG309CY+.pdf
- Description:
- IC SW SPST-NCX4 100OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,316
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG309CY+ from Maxim Integrated is a quad SPST analog switch with normally closed (NC) configuration, designed for precision signal routing in mixed-signal systems. It delivers 60Ω typical on-resistance, <120ns turn-on time, and ±15V dual-supply or +5V to +30V single-supply operation, supporting analog signal ranges up to ±15V. It is used in military radios, PBX systems, and guidance control where reliable channel isolation and low charge injection are critical.
For engineers reviewing the DG309CY+ datasheet, DG309CY+ pinout, DG309CY+ application, or DG309CY+ equivalent, key selection criteria include NC logic behavior, 44V breakdown rating, CMOS-compatible inputs, off-isolation >78dB at 500kHz, and narrow SOIC-16 packaging suitable for high-density test equipment layouts.
Technical Context
The DG309CY+ implements monolithic CMOS SPST switches with substrate-connected V+ pin enabling robust latch-up immunity. Its NC architecture ensures default conduction path closure without control signal, making it ideal for fail-safe signal paths in communications and avionics.
It supports rail-to-rail analog switching across ±5V to ±20V bipolar supplies or +5V to +30V single-ended supplies, with guaranteed operation over 0°C to +70°C. Input leakage remains below ±100nA across temperature, and charge injection is limited to ±10pC - critical for sample-and-hold accuracy.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switch Type | Quad SPST, Normally Closed (NC) - all four channels conduct when control input is low |
| rDS(ON) | 60Ω typical at ±15V supplies - enables low insertion loss in audio and instrumentation signal paths |
| tON / tOFF | 130ns / 90ns typical - supports >5MHz switching in automated test equipment |
| Analog Range | ±15V max - accommodates full-scale industrial sensor outputs and DAC signals |
| OIRR | 78dB at 500kHz - suppresses crosstalk between adjacent channels in multiplexed systems |
| VBR (V+ to V−) | 44V - allows safe blocking of 30Vpp signals under worst-case transients |
| Charge Injection | ±10pC - minimizes hold-step error in precision sample-and-hold circuits |
Pinout & Package
Package: 16-pin Narrow SOIC (SO), body width 3.9mm, JEDEC MS-012AC compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1–IN4 (Pins 1,8,9,16) | CMOS Logic Control Inputs | Active-low enables NC state; compatible with 3.3V/5V logic; <1µA input current |
| S1–S4 (Pins 3,6,11,14) | Analog Source Terminals | Input side of NC switches; rated for ±15V analog swing; low capacitance (11pF off) |
| D1–D4 (Pins 2,7,10,15) | Analog Drain Terminals | Output side of NC switches; matched to S pins for bidirectional signal flow |
| V+ (Pin 13) | Positive Supply / Substrate Tie | Must be connected to most positive supply; ties internal substrate to prevent latch-up |
| V− (Pin 4) | Negative Supply | Required for bipolar operation; may be tied to GND in single-supply mode |
| GND (Pin 5) | Circuit Reference | Logic ground reference; separate from analog return in mixed-signal PCB layout |
| N.C. (Pin 12) | No Connect | Not internally bonded; must remain unconnected per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| Normally Closed (NC) Configuration | Ensures default signal continuity during power-up or control failure - critical for safety-critical guidance systems |
| 44V Breakdown Rating | Supports 30Vpp blocking capability with 14V margin - exceeds MIL-STD-704 transient requirements |
| Low 11pF Source-Off Capacitance | Reduces feedthrough coupling in high-frequency multiplexers (e.g., RF front-end switching) |
| CMOS-Compatible Inputs | Eliminates need for level-shifting logic drivers - simplifies interface with FPGA/CPLD control buses |
| Monolithic Low-Power CMOS | Draws <100nA supply current at +25°C - enables battery-operated portable test instruments |
Applications
| Sample-and-Hold Circuits | Test Equipment |
|---|---|
Use Scenario: Capturing fast transient waveforms from sensors or DUTs in automated test systems. IC Role / Device Role / Timing Role: DG309CY+ acts as the hold-path switch, closing by default to maintain capacitor voltage until commanded open. Use Value: ±10pC charge injection and 60Ω rDS(ON) minimize acquisition error and settling time in 12-bit+ data acquisition. |
Use Scenario: Signal routing matrix in benchtop multimeters and oscilloscope front-ends. IC Role / Device Role / Timing Role: DG309CY+ provides isolated channel selection between multiple input sources and measurement engines. Use Value: 78dB off-isolation at 500kHz prevents measurement crosstalk; 130ns tON enables sub-microsecond reconfiguration. |
| Communications Systems | Military Radios |
Use Scenario: Antenna diversity switching and IF signal path selection in baseband modems. IC Role / Device Role / Timing Role: DG309CY+ serves as a fail-safe RF path selector, remaining closed during control bus reset. Use Value: ±15V analog range handles 0–5V IF signals; 44V breakdown withstands ESD events per IEC 61000-4-2 Level 4. |
Use Scenario: Audio path management in secure voice terminals and tactical radios. IC Role / Device Role / Timing Role: DG309CY+ routes microphone, speaker, and encryption module signals with NC default for emergency comms. Use Value: 0°C to +70°C operating range meets commercial-grade environmental specs; narrow SOIC fits compact chassis layouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG1409BRUZ | Quad SPST NC, 4.5Ω rDS(ON), but requires ±15V only; no single-supply support | Better performance in low-distortion audio paths; unsuitable for +12V-only systems | Select ADG1409BRUZ only when ultra-low on-resistance and THD <−100dB are required, and dual supplies are available. |
| TS5A3159DCKR | Single SPST NC, 0.9Ω rDS(ON), 5V-only supply, SC70-6 package | Higher density per channel but lacks quad integration and ±15V range | Choose TS5A3159DCKR for space-constrained 5V systems needing minimal on-resistance, not for multi-channel ±15V routing. |
Compared with ADG1409BRUZ and TS5A3159DCKR, the DG309CY+ uniquely balances quad-channel integration, wide supply flexibility (+5V to ±20V), and NC safety behavior - making it optimal for legacy military and telecom infrastructure where reliability trumps raw speed or resistance.
Availability
DG309CY+ is available at Aetrix Electronics and suitable for test equipment, communications systems, and military radio designs requiring stable component supply across extended temperature and voltage ranges.
Supply support for DG309CY+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, communications, and aerospace applications.
The DG309CY+ belongs to Maxim's legacy analog switch family, engineered for high-voltage signal integrity and fail-safe operation in mission-critical infrastructure where NC default behavior and 44V breakdown are mandatory.
FAQ
What is the logic polarity of DG309CY+ control inputs?
The DG309CY+ features active-low logic: INx = low (≤0.8V) closes the switch (NC state), while INx = high (≥2.0V) opens it. This behavior is confirmed in the truth table and pin description - Pin 1 (IN1) through Pin 16 (IN4) drive the four independent NC switches, and no external inverters are needed for fail-safe operation.
Can DG309CY+ operate from a single +12V supply?
Yes, DG309CY+ supports single-supply operation from +5V to +30V. When using +12V, connect V+ to +12V, V− to GND, and ensure analog signals stay within 0V to +12V. Note that rDS(ON) increases slightly versus ±15V operation, and switching speed degrades modestly - both verified in the Typical Operating Characteristics curves.
What is the maximum allowable analog signal voltage for DG309CY+?
The DG309CY+ supports analog signals from V− to V+, with absolute maximum ratings of −15V to +15V when operated at ±15V supplies. The device's 44V V+–V− breakdown rating ensures safe operation even with transient overvoltage - but sustained analog signals must remain strictly within the applied supply rails to avoid damage or increased leakage.
Is DG309CY+ pin-compatible with DG308ACY+?
No - although both are 16-pin SOIC quad SPST switches, DG308ACY+ is normally open (NO) while DG309CY+ is normally closed (NC). Their truth tables are inverted, and substituting one for the other without logic inversion will reverse signal path behavior. Physical pinout matches, but functional replacement requires redesign of control logic.
Does DG309CY+ require external bypass capacitors?
Yes, the DG309CY+ datasheet specifies 0.1µF ceramic capacitors between V+ and GND, and between V− and GND, placed as close as possible to Pins 13 and 4. These are mandatory for stable switching performance and to suppress supply-induced noise coupling into analog paths - especially critical in high-speed sample-and-hold and RF applications.
DG309CY+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 100Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- 5V ~ 30V
- Voltage - Supply, Dual (V±):
- ±5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 250ns, 150ns
- -3db Bandwidth:
- -
- Charge Injection:
- -10pC
- Channel Capacitance (CS(off), CD(off)):
- 11pF, 8pF
- Current - Leakage (IS(off)) (Max):
- 5nA
- Crosstalk:
- -
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG309CY+ FAQ
1.How can I place an order for DG309CY+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DG309CY+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG309CY+ reliable?
The price and inventory of DG309CY+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG309CY+ is usually 5 days.
3.What payment methods are accepted for DG309CY+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG309CY+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG309CY+?
DG309CY+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG309CY+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG309CY+?
For technical support, including DG309CY+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG309CY+ requirements.
6.How does Aetrix verify that DG309CY+ is sourced from the original manufacturer or authorized distributors?
All DG309CY+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG309CY+ meets industry standards.
7.What is the process for return or replacement of DG309CY+?
All DG309CY+ units undergo pre-shipment inspection (PSI). If there is an issue with DG309CY+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG309CY+ part is unused and in its original packaging.
Return procedure for DG309CY+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG309CY+ Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

