My Inquiry
My Account
Vishay Siliconix DG333ADW-E3
- Part No.:
- DG333ADW-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 20-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DG333ADW-E3.pdf
- Description:
- IC SWITCH SPDT X 4 45OHM 20SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:443
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG333ADW-E3 from Vishay Siliconix is a precision quad SPDT analog switch IC designed for high-accuracy signal routing in instrumentation and test systems. It features 25 Ω typical on-resistance, 175 ns max turn-on time, ±22 V dual-supply operation, and 0.25 nA max off-leakage at 85 °C - enabling low-error switching of rail-to-rail analog signals up to ±22 V in battery-powered or high-fidelity audio paths.
For engineers reviewing the DG333ADW-E3 datasheet, DG333ADW-E3 pinout, DG333ADW-E3 application, or DG333ADW-E3 equivalent, key selection criteria include verified break-before-make timing, channel-to-channel on-resistance matching (<2 Ω), charge injection (≤10 pC), and compatibility with TTL/CMOS logic levels across -40 °C to +85 °C.
Technical Context
The DG333ADW-E3 integrates four independent SPDT switches fabricated in Vishay's HVSG-2 CMOS process, supporting both bipolar (±4 V to ±22 V) and unipolar (5 V to 40 V) supply configurations. Each switch conducts bidirectionally with matched on-resistance and flat RDS(on) (Δ <3 Ω over ±5 V signal range).
It employs improved charge injection compensation to minimize switching transients and includes epitaxial latchup protection. Pin 15 is not connected - a confirmed mechanical and electrical distinction from the DG333AL variant which uses Pin 15 as VL (logic supply).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog signal range | ±22 V dual supply or 5–40 V single supply - supports rail-to-rail signal handling without clipping |
| On-resistance (RDS(on)) | 25 Ω typ. at ±15 V - ensures minimal voltage drop and gain error in precision signal paths |
| On-resistance match | <2 Ω max between channels - critical for matched gain/phase in multi-channel instrumentation |
| Charge injection | 10 pC max - limits transient voltage spikes during switching in sampled-data systems |
| Turn-on / turn-off time | 175 ns / 145 ns max - enables reliable operation up to ~3 MHz clock rates in switched-capacitor filters |
| Off-leakage current | 0.25 nA max at 85 °C - preserves accuracy in high-impedance sensor front-ends and integrators |
| Logic compatibility | TTL/CMOS - interfaces directly with microcontrollers and FPGAs without level-shifting |
Pinout & Package
Package: 20-pin wide-body SOIC (SO-20W), 7.62 mm × 15.4 mm body, 1.27 mm pitch, RoHS-compliant -E3 termination.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 3, 5, 7, 9, 11, 13, 15, 17, 19 | Switch control inputs (IN1–IN4, S1–S8) | Four independent SPDT logic pairs: IN1/S1/S2 control SW1; IN2/S3/S4 control SW2; etc. |
| 2, 4, 6, 8, 10, 12, 14, 16, 18, 20 | Analog terminals (D1–D4, S1–S8) | Source/drain pins per switch - bidirectional conduction; no intrinsic directionality |
| 15 | No-connect (NC) | Physically present but internally unconnected - must be left floating or grounded per layout best practice |
| V+, V− | Analog supply rails | Support ±22 V operation; define absolute analog signal range and clamp diode thresholds |
| GND | Logic reference | Separate from analog supplies - enables mixed-signal isolation and noise reduction |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail analog range | Signals swing from V− to V+ without distortion - eliminates need for level-shifting in ±15 V systems |
| Break-before-make switching | 5 ns min tD - prevents momentary shorting between signal paths during state transitions |
| Low distortion | Flat RDS(on) (Δ <3 Ω) and 80 dB crosstalk - preserves signal integrity in audio and measurement chains |
| Micro-power compatible | 200 μA max I+ at 25 °C - suitable for portable instruments with tight power budgets |
| Latchup immunity | Epitaxial substrate - guarantees robust operation under transient overvoltage or ESD stress |
Applications
| Audio Switching | Test Equipment |
|---|---|
Use Scenario: Routing line-level stereo signals between multiple sources and outputs in pro-audio mixers. IC Role / Device Role / Timing Role: Quad SPDT analog switch providing silent, glitch-free channel selection with sub-200 ns settling. Use Value: 25 Ω RDS(on) and 80 dB crosstalk prevent channel bleed and preserve dynamic range in 24-bit audio paths. | Use Scenario: Signal path configuration in automated test equipment (ATE) for DMMs and oscilloscope front-ends. IC Role / Device Role / Timing Role: Precision multiplexer enabling calibrated voltage/current sourcing and sensing across multiple DUT connections. Use Value: 0.25 nA max off-leakage and ±22 V range ensure nanovolt-level accuracy and full-scale range coverage. |
| Portable Instrumentation | Switched-Capacitor Networks |
Use Scenario: Battery-powered handheld multimeters requiring low-power signal routing and auto-ranging. IC Role / Device Role / Timing Role: Low-quiescent-current analog switch managing input attenuation and range selection under microcontroller control. Use Value: 200 μA supply current and break-before-make action enable stable auto-ranging without supply rail disturbance. | Use Scenario: Clock-driven capacitor switching in band-pass filter topologies for medical sensor signal conditioning. IC Role / Device Role / Timing Role: High-speed SPDT switch synchronizing capacitor charge/discharge cycles at up to 3 MHz. Use Value: 10 pC charge injection and 175 ns tON support accurate filter center frequency and Q-factor stability. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad SPDT analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4618ESE+ | Higher on-resistance (45 Ω typ.), wider temp range (–40°C to +125°C), same SO-20 package | Better suited for industrial environments exceeding 85 °C; less ideal for ultra-low-distortion audio | Select when extended temperature operation outweighs on-resistance sensitivity |
| ADG408BRUZ | Octal SPST (not SPDT), 44 Ω RDS(on), 12-bit-compatible leakage (1 nA), TSSOP-20 | Requires external wiring for SPDT function; higher leakage limits use in high-Z integrators | Choose only if SPST topology and board space savings justify redesign and performance trade-offs |
Compared with MAX4618ESE+ and ADG408BRUZ, the DG333ADW-E3 delivers superior on-resistance matching (<2 Ω), lower charge injection (10 pC), and native SPDT architecture - making it optimal for precision, low-glitch, multi-path analog routing where signal fidelity and layout simplicity are prioritized.
Availability
DG333ADW-E3 is available at Aetrix Electronics and suitable for audio switching, test equipment, and portable instrumentation requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for DG333ADW-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-reliability analog switches, MOSFETs, and precision resistors.
The DG333A family was engineered for high-accuracy analog signal routing in test, measurement, and medical instrumentation - emphasizing low leakage, matched on-resistance, and rail-to-rail operation under demanding supply conditions.
FAQ
What is the maximum analog signal voltage supported by the DG333ADW-E3?
The DG333ADW-E3 supports analog signals from V− to V+, with absolute maximum ratings of ±22 V on the analog supplies. Signals exceeding V+ or V− are clamped by internal diodes; forward diode current must be limited to rated values. This allows safe operation with ±15 V, ±12 V, or +24 V/–5 V dual-rail systems commonly used in instrumentation.
Is Pin 15 of the DG333ADW-E3 connected or unused?
Pin 15 of the DG333ADW-E3 is a no-connect (NC) terminal - it is physically present but internally unconnected. The datasheet explicitly states "Pin 15 is not connected on the DG333A", and this applies to the DG333ADW-E3 variant. It must be left floating or tied to GND per PCB layout guidelines to avoid parasitic coupling.
Does the DG333ADW-E3 support single-supply operation?
Yes, the DG333ADW-E3 supports true single-supply operation from 5 V to 40 V. In unipolar mode (e.g., V+ = 12 V, V− = 0 V), it maintains 35 Ω typical on-resistance and 90 ns typical turn-on time. Logic inputs remain TTL/CMOS compatible, and analog signals swing from 0 V to V+, enabling use in microcontroller-based data acquisition systems without negative rails.
How does the DG333ADW-E3 achieve low charge injection?
The DG333ADW-E3 uses an improved charge injection compensation design within its HVSG-2 CMOS process. This architecture balances gate-to-drain/source capacitance asymmetries, limiting net charge injection to ≤10 pC (tested with CL = 10 nF, Vgen = 0 V). This minimizes voltage transients in high-impedance nodes - critical for precision integrators and switched-capacitor filter accuracy.
What is the guaranteed on-resistance matching between channels in the DG333ADW-E3?
The DG333ADW-E3 guarantees on-resistance matching of ≤2 Ω between any two channels under bipolar supply conditions (V+ = 16.5 V, V− = −16.5 V, IS = −10 mA, VD = ±10 V, TA = 25 °C). This specification ensures consistent gain and phase response across all four SPDT switches - essential for multi-channel calibration and differential signal routing.
DG333ADW-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Switch Circuit:
- SPDT
- Multiplexer/Demultiplexer Circuit:
- 2:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 45Ohm
- Channel-to-Channel Matching (ΔRon):
- 2Ohm (Max)
- Voltage - Supply, Single (V+):
- 5V ~ 40V
- Voltage - Supply, Dual (V±):
- ±4V ~ 22V
- Switch Time (Ton, Toff) (Max):
- 175ns, 145ns
- -3db Bandwidth:
- -
- Charge Injection:
- 10pC
- Channel Capacitance (CS(off), CD(off)):
- 8pF
- Current - Leakage (IS(off)) (Max):
- 250pA
- Crosstalk:
- -80dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-SOIC
DG333ADW-E3 FAQ
1.How can I place an order for DG333ADW-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG333ADW-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG333ADW-E3 reliable?
The price and inventory of DG333ADW-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG333ADW-E3 is usually 5 days.
3.What payment methods are accepted for DG333ADW-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG333ADW-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG333ADW-E3?
DG333ADW-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG333ADW-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG333ADW-E3?
For technical support, including DG333ADW-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG333ADW-E3 requirements.
6.How does Aetrix verify that DG333ADW-E3 is sourced from the original manufacturer or authorized distributors?
All DG333ADW-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG333ADW-E3 meets industry standards.
7.What is the process for return or replacement of DG333ADW-E3?
All DG333ADW-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG333ADW-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG333ADW-E3 part is unused and in its original packaging.
Return procedure for DG333ADW-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG333ADW-E3 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
