Renesas DG401DVZ-T
- Part No.:
- DG401DVZ-T
- Manufacturer:
- Renesas
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
DG401DVZ-T.pdf
- Description:
- IC SW SPST-NOX2 45OHM 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,062
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG401DVZ-T from Intersil is a dual single-pole single-throw (SPST) monolithic CMOS analog switch with TTL/CMOS-compatible digital inputs, 45 Ω maximum ON resistance, 150 ns maximum turn-on time, and ±15 V analog signal range - used in precision sample-and-hold circuits, data acquisition front-ends, and battery-powered instrumentation.
For engineers reviewing the DG401DVZ-T datasheet, DG401DVZ-T pinout, DG401DVZ-T application, or DG401DVZ-T equivalent, this page delivers verified electrical specs, TSSOP-16 package details, real-world use scenarios, and two validated alternative parts for design continuity and sourcing flexibility.
Technical Context
The DG401DVZ-T implements two independent bilateral SPST switches using a high-voltage silicon-gate CMOS process, enabling operation across ±5 V to ±17 V split supplies or +5 V to +34 V single supply. Its epitaxial layer prevents latch-up, supporting robust operation in hi-rel systems.
Each switch exhibits low charge injection (<60 pC), minimal ON-resistance variation over ±15 V analog input range, and matched rDS(ON) (≤5 Ω channel-to-channel delta), making it suitable for precision multiplexing and signal routing where distortion and settling error must be minimized.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switch Type | Dual SPST - provides two independent, bidirectional analog paths with identical on/off control logic. |
| Max ON Resistance | 45 Ω at ±15 V supplies - ensures low insertion loss and minimal gain error in signal path applications. |
| Turn-On Time (tON) | 150 ns max (RL = 300 Ω, CL = 35 pF) - supports sampling rates up to ~3 MHz in data acquisition systems. |
| Analog Signal Range | ±15 V - accommodates full-rail audio, sensor, and industrial signal levels without clipping or distortion. |
| Charge Injection | 60 pC max - reduces hold-step error in sample-and-hold circuits, easing capacitor sizing and settling requirements. |
| Supply Voltage Range | Single: +5 V to +34 V; Split: ±5 V to ±17 V - enables flexible integration into mixed-supply systems including portable and industrial designs. |
| OFF Leakage Current | ±5 nA max (full temp range) - preserves accuracy in high-impedance sensor interfaces and long-integration-time applications. |
Pinout & Package
Package: 16-lead Thin Shrink Small Outline Plastic Package (TSSOP), RoHS-compliant, Pb-free plus anneal finish (M16.173). Thermal resistance θJA = 150 °C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 | No Connection (NC) | Unused pins - must remain unconnected; no internal bonding or function. |
| 5, 6 | Drain 1 / Drain 2 (D1, D2) | Analog output terminals - bidirectionally conduct when corresponding switch is ON; support ±15 V signals. |
| 7, 8 | Source 1 / Source 2 (S1, S2) | Analog input terminals - connect to signal sources; matched with D1/D2 for low THD routing. |
| 9, 10 | Input 1 / Input 2 (IN1, IN2) | Digital control inputs - TTL/CMOS compatible (0.8 V low / 2.4 V high); drive both switches independently. |
| 11 | GND | Digital ground reference - decoupling required near VL and V± pins for noise immunity. |
| 12 | VL | Logic supply voltage - sets input threshold; typically 5 V, but supports 3 V to 15 V for level-shifting flexibility. |
| 13, 14 | V+ / V− | Analog power rails - define analog signal swing; must be within ±17 V absolute max and ≤44 V total differential. |
| 15, 16 | No Connection (NC) | Unused pins - electrically isolated; no thermal or ESD role. |
Key Features
| Feature | Design Value |
|---|---|
| Bilateral analog switching | Enables AC-coupled and bidirectional signal routing (e.g., audio I/O, sensor excitation/return) without polarity constraints. |
| Low ON-resistance matching | ΔrDS(ON) ≤ 5 Ω across channels - critical for differential signal integrity and multiplexer channel uniformity. |
| Latch-up immunity | Epitaxial isolation structure eliminates latch-up risk under transient overvoltage or rail misalignment conditions. |
| TTL/CMOS logic compatibility | Direct interface with microcontrollers and FPGAs without level shifters - reduces BOM count and layout complexity. |
| Pb-free plus anneal packaging | RoHS-compliant 16-pin TSSOP with matte tin terminations - qualified for SnPb and Pb-free reflow profiles per J-STD-020. |
Applications
| Audio Switching | Data Acquisition |
|---|---|
Use Scenario: Routing line-level stereo signals between multiple codecs, amplifiers, or ADCs in portable audio devices. IC Role / Device Role / Timing Role: Dual SPST analog switch controlling signal path selection with sub-150 ns switching and <60 pC charge injection. Use Value: Preserves wideband fidelity (up to 10 MHz) and minimizes pop/click artifacts during dynamic reconfiguration. |
Use Scenario: Multiplexing sensor outputs (thermocouples, strain gauges) into a shared precision ADC in industrial PLC modules. IC Role / Device Role / Timing Role: Low-leakage (±5 nA), matched-switch front-end enabling accurate DC-coupled measurements across 16 channels. Use Value: Eliminates external buffer amplifiers per channel, reducing offset drift and system power by >30 mW per switch pair. |
| Sample and Hold Circuits | Battery-Operated Systems |
Use Scenario: Capturing fast transient waveforms in handheld oscilloscopes or portable power analyzers. IC Role / Device Role / Timing Role: Precision hold switch with 45 Ω rDS(ON) and 60 pC charge injection directly driving 10 nF hold capacitors. Use Value: Limits aperture uncertainty to <150 ps and hold-step error to <1 mV - meeting 12-bit effective resolution targets. |
Use Scenario: Power management in medical wearables, where analog sensors are intermittently activated to extend battery life. IC Role / Device Role / Timing Role: Ultra-low quiescent current switch (I+ < 5 μA) isolating unused sensor paths during sleep mode. Use Value: Reduces standby current by >95% versus always-on signal conditioning, extending coin-cell life to >2 years. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4617ESE+ | Single-supply only (+2.7 V to +12 V); 60 Ω max rDS(ON); 125 ns tON; SOIC-16 only. | Not suitable for ±15 V bipolar signal routing; better for low-voltage portable designs with tighter space constraints. | Select MAX4617ESE+ when operating exclusively from 3.3 V or 5 V rails and analog swing stays within 0 V to VCC. |
| ADG1419BRUZ | Higher performance: 2.7 Ω rDS(ON), 100 ns tON, but requires ≥±4.5 V supplies; 16-pin TSSOP, RoHS-compliant. | Superior for high-precision, high-speed applications (e.g., automated test equipment), but incompatible with +5 V-only analog rails. | Choose ADG1419BRUZ when system supports ±5 V minimum supplies and demands <3 Ω ON-resistance matching. |
Compared with DG401DVZ-T, MAX4617ESE+ offers lower voltage operation but lacks bipolar capability, while ADG1419BRUZ delivers superior analog performance at the cost of higher minimum supply requirements - making DG401DVZ-T the optimal balance of voltage flexibility, leakage, and legacy footprint compatibility.
Availability
DG401DVZ-T is available at Aetrix Electronics and suitable for audio switching, data acquisition, and sample-and-hold circuits requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant TSSOP packaging.
Supply support for DG401DVZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) is a U.S.-based semiconductor company specializing in precision analog, power management, and interface ICs for industrial, aerospace, and communications markets.
The DG401 series belongs to Intersil's high-reliability analog switch product line, designed specifically for applications demanding low charge injection, latch-up immunity, and wide analog voltage handling in harsh or safety-critical environments.
FAQ
What is the maximum analog signal voltage supported by the DG401DVZ-T?
The DG401DVZ-T supports analog signals up to ±15 V when operated within its specified supply rails (±5 V to ±17 V). This is defined by the Absolute Maximum Rating of V+ to V− ≤ 44 V and the guaranteed Analog Signal Range specification. Exceeding ±15 V may cause substrate diode conduction and increased leakage, so design margins should maintain VANALOG within this bound for reliable operation. The DG401DVZ-T datasheet confirms this limit across all temperature ranges.
Is the DG401DVZ-T pin-compatible with the DG401DY or DG401DYZ variants?
Yes - the DG401DVZ-T shares identical pinout and electrical specifications with DG401DY and DG401DYZ, differing only in package (TSSOP vs SOIC) and RoHS compliance method (Pb-free plus anneal). All three use the same M16.173 (TSSOP) or M16.15 (SOIC) footprint, allowing direct PCB substitution where board space and thermal requirements permit. The DG401DVZ-T pinout matches Figure 1 on page 2 of FN3284 Rev 11.00.
Does the DG401DVZ-T require external pull-up or pull-down resistors on its digital inputs?
No - the DG401DVZ-T features TTL/CMOS-compatible digital inputs with guaranteed thresholds (VIL ≤ 0.8 V, VIH ≥ 2.4 V) and ultra-low input current (±1 μA max), eliminating the need for external biasing. Direct connection to microcontroller GPIOs or FPGA outputs is fully supported. Input rise/fall times must remain ≤20 ns per datasheet Note 3, which is achievable without added RC networks in typical digital interfaces.
Can the DG401DVZ-T operate from a single +12 V supply while switching ±10 V analog signals?
No - the DG401DVZ-T cannot switch analog signals beyond the V+ and V− rails. With only +12 V applied to V+ and GND to V−, the maximum allowable analog swing is 0 V to +12 V. To handle ±10 V signals, split supplies (e.g., V+ = +12 V, V− = −12 V) or a higher single supply (≥+20 V) with level-shifted signal references are required. The DG401DVZ-T datasheet explicitly states analog signal range is bounded by the supply rails.
What is the thermal resistance (θJA) of the DG401DVZ-T in its TSSOP package?
The DG401DVZ-T in 16-lead TSSOP has a typical junction-to-ambient thermal resistance (θJA) of 150 °C/W, as specified in the "Thermal Information" table on page 3 of FN3284 Rev 11.00. This value assumes mounting on a standard high-thermal-conductivity test board in free air. For sustained 30 mA continuous current operation, junction temperature rise remains within safe limits (<150 °C) up to ~75 °C ambient with proper PCB copper area.
DG401DVZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 45Ohm
- Channel-to-Channel Matching (ΔRon):
- 3Ohm
- Voltage - Supply, Single (V+):
- 5V ~ 34V
- Voltage - Supply, Dual (V±):
- ±5V ~ 17V
- Switch Time (Ton, Toff) (Max):
- 150ns, 100ns
- -3db Bandwidth:
- -
- Charge Injection:
- 60pC
- Channel Capacitance (CS(off), CD(off)):
- 12pF, 12pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -90dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
DG401DVZ-T FAQ
1.How can I place an order for DG401DVZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for DG401DVZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG401DVZ-T reliable?
The price and inventory of DG401DVZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG401DVZ-T is usually 5 days.
3.What payment methods are accepted for DG401DVZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG401DVZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG401DVZ-T?
DG401DVZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG401DVZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG401DVZ-T?
For technical support, including DG401DVZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG401DVZ-T requirements.
6.How does Aetrix verify that DG401DVZ-T is sourced from the original manufacturer or authorized distributors?
All DG401DVZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG401DVZ-T meets industry standards.
7.What is the process for return or replacement of DG401DVZ-T?
All DG401DVZ-T units undergo pre-shipment inspection (PSI). If there is an issue with DG401DVZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG401DVZ-T part is unused and in its original packaging.
Return procedure for DG401DVZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG401DVZ-T Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

