Vishay Siliconix DG401DY-T1
- Part No.:
- DG401DY-T1
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG401DY-T1.pdf
- Description:
- IC SWITCH SPST-NOX2 45OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,027
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG401DY-T1 from Vishay Siliconix is a dual SPST monolithic CMOS analog switch optimized for precision signal routing in low-power, high-speed applications. It delivers 30 Ω typical on-resistance, ±15 V analog signal range, and 75 ns turn-on time with 0.35 µW typical power dissipation-enabling battery-powered audio switching and sample-and-hold circuits requiring rail-to-rail analog fidelity.
For engineers reviewing the DG401DY-T1 datasheet, DG401DY-T1 pinout, DG401DY-T1 application, or DG401DY-T1 equivalent, key selection criteria include guaranteed break-before-make timing, ultra-low 40 pA channel-on leakage, TTL/CMOS logic compatibility, and SOIC-16 packaging suitable for space-constrained industrial instrumentation and portable test equipment.
Technical Context
The DG401DY-T1 implements two independent single-pole single-throw (SPST) switches fabricated using Vishay's high-voltage silicon-gate process, supporting up to ±15 V analog signals across a 44 V supply rating. Each switch exhibits bidirectional conduction when on and blocks up to 30 V peak-to-peak when off, with flat on-resistance over the full analog range.
Its control logic accepts TTL/CMOS-compatible inputs (0.8 V low / 2.4 V high), operates from dual ±15 V supplies or single +5 V logic supply (VL), and guarantees break-before-make operation only in DG403 variants-not applicable to DG401DY-T1. An epitaxial layer prevents latchup under transient overvoltage conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | ±15 V - supports rail-to-rail audio and sensor signals without clipping |
| On-Resistance (RDS(on)) | 30 Ω typ. - minimizes signal attenuation and gain error in precision measurement paths |
| Turn-On Time (tON) | 75 ns typ. - enables fast multiplexing in data acquisition systems up to ~10 MHz effective rate |
| Channel-On Leakage (ID(on)) | 40 pA typ. - preserves integrity of high-impedance sample-and-hold capacitors over time |
| Supply Voltage Range (V+ to V−) | 44 V max. - allows operation with ±22 V rails or asymmetric supplies like +30 V / −10 V |
| Logic Supply (VL) | 5 V - compatible with standard microcontroller GPIO without level-shifting |
| Power Dissipation | 0.35 µW typ. - enables always-on operation in energy-harvesting and coin-cell devices |
Pinout & Package
DG401DY-T1 is housed in a 16-pin narrow SOIC package (JEDEC MS-012, 3.9 mm width), with 1.27 mm pitch and RoHS-compliant matte tin terminations.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 16 | No Connect (NC) | Unbonded die pads; must be left floating or tied to GND per layout best practice |
| 2, 15 | V+ | Positive analog supply input; supports up to +22 V relative to V− |
| 3, 14 | V− | Negative analog supply input; supports down to −22 V relative to V+ |
| 4, 13 | GND | Analog ground reference; separate from digital ground but tied at single point |
| 5, 12 | VL | Logic supply input; powers internal level shifters for 5 V TTL/CMOS compatibility |
| 6, 11 | IN1 / IN2 | Digital control inputs; active-high, 0.8 V low / 2.4 V high thresholds |
| 7, 10 | S1 / S2 | Source terminals - bidirectional analog I/O nodes for SPST switch paths |
| 8, 9 | D1 / D2 | Drain terminals - bidirectional analog I/O nodes; paired with S1/S2 respectively |
Key Features
| Feature | Design Value |
|---|---|
| Bidirectional analog conduction | Enables use in AC-coupled audio paths and differential sensor interfaces without polarity constraints |
| Flat RDS(on) vs. voltage | Maintains <±5 % resistance variation across ±15 V range-critical for linearity in precision DAC/ADC buffers |
| Ultra-low charge injection (60 pC) | Reduces voltage glitch on hold capacitors, improving accuracy in 16-bit+ sampling systems |
| Off-isolation rejection (72 dB @ 1 MHz) | Prevents crosstalk between adjacent channels in multi-channel audio or telemetry multiplexers |
| Single-supply logic interface (VL = 5 V) | Eliminates need for external level shifters when driven by 3.3 V or 5 V microcontrollers |
Applications
| Audio Source Switching | Portable Data Logger |
|---|---|
Use Scenario: Routing stereo line-level inputs from multiple sources (e.g., microphone, Bluetooth receiver, auxiliary jack) to a single ADC path in a handheld recorder. IC Role / Device Role / Timing Role: Dual SPST analog switch providing isolated, low-distortion signal path selection under microcontroller GPIO control. Use Value: 30 Ω RDS(on) and <12 pF off-capacitance preserve frequency response beyond 20 kHz; 40 pA leakage avoids DC offset drift during long recording sessions. |
Use Scenario: Multiplexing thermocouple, RTD, and voltage sensor outputs into a shared sigma-delta ADC in a battery-powered environmental monitor. IC Role / Device Role / Timing Role: Precision analog switch enabling sequential sampling of high-impedance sensors while minimizing loading and settling error. Use Value: ±15 V analog range accommodates wide-swing sensor excitation; 75 ns tON supports >10 kS/s aggregate sampling rates across 8 channels. |
| Test Equipment Signal Routing | Medical Sensor Interface |
Use Scenario: Configuring signal paths in handheld multimeters or LCR meters-switching between voltage, current, and resistance measurement front-ends. IC Role / Device Role / Timing Role: Low-leakage, low-RDS(on) analog switch isolating sensitive measurement circuits from unused paths. Use Value: 40 pA ID(on) prevents bias current errors in picoampere-level current measurements; 44 V supply rating supports internal ±20 V calibration references. |
Use Scenario: Isolating ECG electrode inputs during lead-off detection or switching between patient leads in a wearable cardiac monitor. IC Role / Device Role / Timing Role: Medical-grade analog switch ensuring patient safety via galvanic isolation and low charge injection during lead reconfiguration. Use Value: 60 pC charge injection limits transient artifacts below 1 µV in 1 mVpp ECG waveforms; RoHS compliance meets IEC 60601-1 material requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4617ESE+ | Single SPST, 35 Ω RDS(on), 125 ns tON, requires dual ±15 V only (no VL pin) | Lower channel count; lacks independent logic supply-requires external level translation for 3.3 V controllers | Choose when board space is constrained and only one switch path is needed; verify logic interface compatibility |
| ADG1419BRUZ | Dual SPDT, 1.3 Ω RDS(on), 100 ns tON, 5 V single supply only, no ±V capability | Higher performance but incompatible with bipolar analog ranges; unsuitable for ±15 V sensor conditioning | Choose only for low-voltage, high-precision DC-coupled applications where rail-splitting is impractical |
Compared with MAX4617ESE+ and ADG1419BRUZ, DG401DY-T1 uniquely balances bipolar ±15 V analog support, ultra-low leakage, and 5 V logic compatibility in a dual SPST configuration-making it optimal for portable instrumentation requiring both wide dynamic range and microcontroller-native control.
Availability
DG401DY-T1 is available at Aetrix Electronics and suitable for audio switching, portable data logging, test equipment signal routing, and medical sensor interface applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for DG401DY-T1 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-reliability analog switching, power management, and sensing solutions for industrial, automotive, and medical markets.
The DG401 series was designed specifically for low-power, high-fidelity analog signal routing in portable and battery-operated instrumentation-emphasizing flat on-resistance, minimal charge injection, and robust bipolar supply operation.
FAQ
What is the maximum analog signal voltage supported by DG401DY-T1?
DG401DY-T1 supports an analog signal range of ±15 V, meaning it can pass signals from –15 V to +15 V relative to its V– and V+ supplies. This is guaranteed under the absolute maximum rating of V+ to V– ≤ 44 V, allowing configurations such as V+ = +22 V and V– = –22 V. Signals exceeding these rails are clamped by internal diodes, so proper external protection is required if overvoltage events are expected. DG401DY-T1 maintains specified RDS(on) and leakage performance across this full range.
Does DG401DY-T1 support break-before-make switching?
No, DG401DY-T1 does not implement break-before-make (BBM) switching-it is a dual SPST device with independent control of each switch. BBM is guaranteed only in the DG403 variant (dual SPDT with complementary control). For DG401DY-T1, simultaneous activation of both switches may cause momentary shorting between S1/D1 and S2/D2 paths if externally connected. System-level timing control or external logic must enforce sequencing if BBM behavior is required.
Can DG401DY-T1 operate from a single 5 V supply?
DG401DY-T1 requires dual analog supplies (V+ and V–) to support its ±15 V analog range, but its logic interface (VL pin) operates from a separate 5 V supply-compatible with standard microcontrollers. It cannot function with only a single 5 V rail applied to V+ and V–. For true single-supply analog operation, consider alternatives like the DG403 or other 0–5 V–optimized switches. DG401DY-T1's design assumes bipolar analog signal handling, not unipolar-only use cases.
What is the thermal derating specification for DG401DY-T1 in SOIC package?
For the DG401DY-T1 in narrow SOIC package, power dissipation must be derated at 7.6 mW/°C above +75 °C ambient temperature. The rated maximum power dissipation is 600 mW at +25 °C, decreasing linearly to zero at approximately +152 °C. This derating ensures safe junction temperature operation under sustained load. Layout practices-including copper pour under the exposed pad (if present) and thermal vias-are recommended to maintain reliability in high-temperature environments where DG401DY-T1 is deployed.
Is DG401DY-T1 RoHS compliant and lead-free?
Yes, DG401DY-T1 is RoHS compliant per Directive 2002/95/EC and features lead-free (matte tin) terminations. The "-T1" suffix denotes tape-and-reel packaging with RoHS-compliant finish. No exemptions apply, and the part meets JEDEC J-STD-020 moisture sensitivity level (MSL) 1 requirements. Full compliance documentation-including substance declarations and test reports-is available through Vishay's official product portal under document number 70049.
DG401DY-T1 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 45Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- 13V ~ 36V
- Voltage - Supply, Dual (V±):
- ±7V ~ 22V
- Switch Time (Ton, Toff) (Max):
- 150ns, 100ns
- -3db Bandwidth:
- -
- Charge Injection:
- 60pC
- Channel Capacitance (CS(off), CD(off)):
- 12pF, 12pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -94.8dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG401DY-T1 FAQ
1.How can I place an order for DG401DY-T1 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG401DY-T1 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG401DY-T1 reliable?
The price and inventory of DG401DY-T1 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG401DY-T1 is usually 5 days.
3.What payment methods are accepted for DG401DY-T1?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG401DY-T1 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG401DY-T1?
DG401DY-T1 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG401DY-T1 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG401DY-T1?
For technical support, including DG401DY-T1 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG401DY-T1 requirements.
6.How does Aetrix verify that DG401DY-T1 is sourced from the original manufacturer or authorized distributors?
All DG401DY-T1 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG401DY-T1 meets industry standards.
7.What is the process for return or replacement of DG401DY-T1?
All DG401DY-T1 units undergo pre-shipment inspection (PSI). If there is an issue with DG401DY-T1, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG401DY-T1 part is unused and in its original packaging.
Return procedure for DG401DY-T1:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG401DY-T1 Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

