Analog Devices Inc./Maxim Integrated DG403CY+T
- Part No.:
- DG403CY+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG403CY+T.pdf
- Description:
- IC SWITCH SPDT X 2 45OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,214
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG403CY+T from Maxim Integrated is a dual, single-pole/double-throw (SPDT) high-speed analog switch with two normally open and two normally closed channels. It features 20Ω typical on-resistance, 2Ω maximum on-resistance matching between channels, 3Ω maximum on-resistance flatness over ±15V signal range, and 15pC maximum charge injection - enabling precision signal routing in sample-and-hold circuits and test equipment.
For engineers reviewing the DG403CY+T datasheet, DG403CY+T pinout, DG403CY+T application, or DG403CY+T equivalent, this device supports rail-to-rail analog signal handling from ±4.5V to ±20V bipolar supplies or +10V to +30V single supply, delivers 150ns max tON/100ns max tOFF switching, and maintains TTL/CMOS logic compatibility with VL = +5V.
Technical Context
The DG403CY+T implements a silicon-gate CMOS architecture with substrate tied to V+, enabling robust ±44V absolute maximum rating and low off-leakage performance (<5nA at +85°C). Its dual SPDT topology provides independent control of two bidirectional analog paths via separate IN1/IN2 logic inputs.
Each channel exhibits symmetrical conduction (rDS(ON) identical for S→D and D→S), guaranteed rFLAT(ON) ≤3Ω across full analog range, and break-before-make timing (10–20ns) to prevent signal shorting during state transitions - critical for audio routing and guidance systems requiring glitch-free switching.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-resistance (typ) | 20Ω - enables low insertion loss and minimal signal attenuation in precision analog paths |
| On-resistance match (max) | 2Ω - ensures matched gain/phase response between dual channels in differential or parallel signal paths |
| On-resistance flatness (max) | 3Ω - guarantees consistent channel impedance across full ±15V analog input range, reducing harmonic distortion |
| Charge injection (max) | 15pC - minimizes voltage step errors in sample-and-hold and ADC front-end applications |
| Turn-on/off time (max) | 150ns / 100ns - supports high-speed multiplexing up to ~3MHz without significant settling delay |
| Off leakage (max @ +85°C) | <5nA - preserves signal integrity in high-impedance sensor interfaces and battery-operated systems |
| Analog signal range | ±15V - supports rail-to-rail operation with ±15V supplies, compatible with standard op-amp signal chains |
Pinout & Package
Package: 16-pin plastic DIP (0.300" wide), RoHS-compliant, operating temperature range 0°C to +70°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 8, 3, 6 | D1–D4 (Drain) | Analog output terminals - bidirectionally conduct when corresponding switch is ON; isolated when OFF |
| 9, 4, 5, 16 | S1–S4 (Source) | Analog input terminals - connect to signal sources; form SPDT pairs (S1/D1/D2, S2/D3/D4) |
| 10, 15 | IN1, IN2 | CMOS/TTL-compatible digital control inputs - active-high logic controls channel state (NO/NC) |
| 11 | V+ | Positive supply input - connected to substrate; must be powered first during sequencing |
| 12 | VL | Logic supply input - fixed at +5V for TTL compatibility; ties to V+ for CMOS-level operation |
| 13 | GND | Signal reference ground - common return for logic and analog sections |
| 14 | V- | Negative supply input - completes bipolar supply path; enables negative signal handling |
| 2, 7 | N.C. | No internal connection - left unconnected; no electrical function or thermal role |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail analog switching | Supports signals from V− to V+ (±15V range) without clipping - eliminates level-shifting in mixed-signal systems |
| Guaranteed channel matching | ≤2Ω rDS(ON) mismatch ensures amplitude/phase tracking in dual-path instrumentation and communications |
| Low charge injection (15pC max) | Reduces hold-mode error in precision sample-and-hold circuits and data acquisition front-ends |
| Bipolar/single-supply flexibility | Operates from ±4.5V to ±20V or +10V to +30V - simplifies power architecture in legacy and new designs |
| Break-before-make timing | 10–20ns guaranteed interval prevents momentary shorting between SPDT paths - essential for safe signal reconfiguration |
Applications
| Sample-and-Hold Circuits | Test Equipment |
|---|---|
Use Scenario: Capturing and holding fast-changing analog waveforms prior to ADC conversion in automated test systems. IC Role / Device Role / Timing Role: Precision analog switch controlling hold capacitor connection with minimal charge injection and flat on-resistance. Use Value: 15pC max charge injection and 3Ω max rFLAT(ON) ensure sub-LSB hold-step accuracy and linearity over full input range. |
Use Scenario: Signal routing and stimulus selection in benchtop multimeters, oscilloscope front-ends, and calibration hardware. IC Role / Device Role / Timing Role: High-speed, low-distortion SPDT switch enabling multi-channel analog path configuration under microcontroller control. Use Value: 150ns tON/100ns tOFF and 90dB crosstalk support rapid channel switching without inter-channel interference. |
| Guidance and Control Systems | Audio Signal Routing |
Use Scenario: Redundant sensor signal selection and fault-tolerant path switching in avionics and industrial motion controllers. IC Role / Device Role / Timing Role: Dual SPDT switch providing fail-safe NO/NC channel pairing with guaranteed break-before-make timing. Use Value: 20ns max tD prevents transient shorts during reconfiguration, ensuring uninterrupted feedback loop integrity. |
Use Scenario: Channel muting, input source selection, and effects loop switching in professional audio mixers and DSP-based amplifiers. IC Role / Device Role / Timing Role: Low-noise, low-distortion analog switch routing line-level audio signals with minimal THD impact. Use Value: 20Ω typ rDS(ON) and 12pF CD(OFF)/CS(OFF) minimize frequency-dependent insertion loss and capacitive loading. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual SPDT analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG1434BRUZ | 44V supply rating, 4.7Ω max rDS(ON), 1.5pC charge injection, 16-lead TSSOP package | Better charge injection and lower on-resistance, but requires PCB redesign due to different footprint and pinout | Preferred for new designs demanding ultra-low distortion and higher voltage margin; not drop-in compatible |
| TS5A3157DCKR | Single-supply only (+1.65V to +5.5V), 0.75Ω max rDS(ON), 12-bit DAC-grade charge injection (1pC), SC70-6 package | Optimized for low-voltage portable audio and battery-powered sensors - incompatible with ±15V operation | Select when system uses 3.3V/5V rails and prioritizes ultra-low power and minimal charge kick; not suitable for bipolar signal chains |
Compared with ADG1434BRUZ and TS5A3157DCKR, the DG403CY+T uniquely supports ±15V rail-to-rail analog operation in a through-hole DIP package while delivering balanced performance in on-resistance match, flatness, and switching speed - making it ideal for legacy industrial and military systems where supply voltage headroom and mechanical robustness are critical.
Availability
DG403CY+T is available at Aetrix Electronics and suitable for sample-and-hold circuits, test equipment, guidance and control systems, and audio signal routing requiring stable component supply, long-term obsolescence management, and traceable sourcing.
Supply support for DG403CY+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a U.S.-based semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, communications, and aerospace applications.
The DG403CY+T belongs to Maxim's legacy high-speed analog switch family, designed specifically for precision signal routing in environments demanding rail-to-rail operation, low charge injection, and guaranteed channel matching - especially in military radios and PBX systems.
FAQ
What supply voltages does the DG403CY+T support?
The DG403CY+T operates from bipolar supplies of ±4.5V to ±20V or a single +10V to +30V supply. Its analog signal range extends fully from V− to V+, supporting ±15V signals with ±15V supplies. The logic supply VL must be +5V for TTL compatibility, though it may tie to V+ for CMOS-level operation. Power sequencing requires V+ first, then VL, V−, and logic inputs to avoid overstress.
How many analog channels does the DG403CY+T provide, and what is its switching topology?
The DG403CY+T provides two independent single-pole/double-throw (SPDT) analog channels. Each channel has one common source (S1 or S2), one normally open drain (D1 or D3), and one normally closed drain (D2 or D4). This allows simultaneous selection between two signal paths per channel under separate IN1/IN2 logic control - confirmed by the functional diagram and truth table in the DG403CY+T datasheet.
What is the maximum charge injection specification for DG403CY+T, and why does it matter?
The DG403CY+T has a maximum charge injection of 15pC, measured with CL = 1.0nF and RGEN = 0Ω at TA = +25°C. This parameter directly impacts hold-step accuracy in sample-and-hold circuits: lower charge injection reduces voltage error on the hold capacitor, preserving DC precision and minimizing settling time. At 15pC, DG403CY+T meets requirements for 12-bit+ data acquisition systems.
Is the DG403CY+T pin-compatible with earlier DG403 variants like DG403CJ or DG403DY?
Yes - the DG403CY+T shares identical 16-pin plastic DIP pinout, electrical specifications, and functional behavior with DG403CJ and DG403DY. All three use the same die and packaging process, differing only in temperature grade labeling (C-grade = 0°C to +70°C) and tape-and-reel vs. tube packaging. No PCB changes are required when substituting DG403CY+T for these variants.
Does DG403CY+T require external protection diodes for overvoltage conditions?
External blocking diodes are optional and only needed if strict power-supply sequencing cannot be guaranteed. The DG403CY+T includes internal clamping diodes that limit analog signals exceeding V+ or V−, but permanent damage may occur if forward current exceeds 20mA. When used, external series diodes reduce analog range by ~1V but preserve low rDS(ON) and leakage - as validated in Maxim's Application Information section.
DG403CY+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Circuit:
- SPDT
- Multiplexer/Demultiplexer Circuit:
- 2:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 45Ohm
- Channel-to-Channel Matching (ΔRon):
- 500mOhm
- Voltage - Supply, Single (V+):
- 10V ~ 30V
- Voltage - Supply, Dual (V±):
- ±4.5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 150ns, 100ns
- -3db Bandwidth:
- -
- Charge Injection:
- 10pC
- Channel Capacitance (CS(off), CD(off)):
- 12pF, 12pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -90dB @ 1MHz
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG403CY+T FAQ
1.How can I place an order for DG403CY+T through Aetrix?
Please submit a Request for Quotation (RFQ) for DG403CY+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG403CY+T reliable?
The price and inventory of DG403CY+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG403CY+T is usually 5 days.
3.What payment methods are accepted for DG403CY+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG403CY+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG403CY+T?
DG403CY+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG403CY+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG403CY+T?
For technical support, including DG403CY+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG403CY+T requirements.
6.How does Aetrix verify that DG403CY+T is sourced from the original manufacturer or authorized distributors?
All DG403CY+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG403CY+T meets industry standards.
7.What is the process for return or replacement of DG403CY+T?
All DG403CY+T units undergo pre-shipment inspection (PSI). If there is an issue with DG403CY+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG403CY+T part is unused and in its original packaging.
Return procedure for DG403CY+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG403CY+T Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

