My Inquiry
My Account
Analog Devices Inc./Maxim Integrated DG403DY+T
- Part No.:
- DG403DY+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG403DY+T.pdf
- Description:
- IC SWITCH SPDT X 2 45OHM 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,177
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG403DY+T from Maxim Integrated is a dual, single-pole/double-throw (SPDT) high-speed analog switch with two normally open and two normally closed channels, 20Ω typical on-resistance, 150ns max tON, and ±4.5V to ±20V bipolar or +10V to +30V single-supply operation - used in precision audio routing and test equipment signal path switching.
For engineers reviewing the DG403DY+T datasheet, DG403DY+T pinout, DG403DY+T application, or DG403DY+T equivalent, key selection criteria include guaranteed 2Ω max on-resistance matching between channels, <5nA off-leakage at +85°C, rail-to-rail analog signal handling (±15V), TTL/CMOS logic compatibility, and break-before-make timing of 10–20ns for glitch-free channel switching.
Technical Context
The DG403DY+T implements a silicon-gate CMOS architecture with substrate tied to V+, enabling robust rail-to-rail analog conduction across ±15V signal ranges. Its dual SPDT topology supports independent control of two isolated signal paths via IN1/IN2 logic inputs, each driving complementary S1/D1/S3/D3 and S2/D2/S4/D4 terminal pairs.
It features guaranteed on-resistance flatness of ≤3Ω over full signal swing and low charge injection (15pC max), critical for sample-and-hold accuracy. The device maintains <1µA supply currents across temperature and achieves 72dB off-isolation and 90dB crosstalk at 1MHz - confirming suitability for high-fidelity multiplexing in mixed-signal systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| On-resistance (rDS(ON)) | 30Ω max at ±15V supplies - ensures minimal signal attenuation and gain error in precision analog paths. |
| On-resistance match | 2Ω max between channels - enables matched gain/phase response in differential or dual-path circuits. |
| Charge injection | 15pC max - limits voltage step error in sample-and-hold and ADC front-end applications. |
| Off-leakage current | <5nA at +85°C - preserves DC accuracy in high-impedance sensor interfaces and battery-operated systems. |
| Switching time (tON/tOFF) | 150ns / 100ns max - supports >5MHz multiplexing rates in automated test equipment. |
| Analog signal range | ±15V - fully rail-to-rail operation with ±15V supplies, compatible with industrial op-amp signal chains. |
| Logic supply (VL) | +5V required - ensures TTL/CMOS compatibility without level-shifting in microcontroller-controlled systems. |
Pinout & Package
DG403DY+T is housed in a 16-pin plastic DIP package (0.300" wide), RoHS-compliant and rated for -40°C to +85°C operation. Pin functions are validated per Maxim's official DG403 pin configuration diagram and electrical specifications.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 8, 3, 6 | D1–D4 (Drain) | Analog output terminals - connect to downstream circuitry; support bidirectional signal flow with low capacitance (12pF off). |
| 9, 16, 4, 5 | S1–S4 (Source) | Analog input terminals - accept rail-to-rail signals up to V+/V−; electrically isolated when switch is off. |
| 10, 15 | IN1, IN2 | CMOS/TTL logic inputs - control SPDT state of respective channel pair; referenced to VL = +5V. |
| 11 | V+ | Positive supply input - connected to substrate; must be powered first during sequencing to avoid latch-up. |
| 12 | VL | Logic supply input - fixed at +5V for guaranteed logic threshold compliance and noise immunity. |
| 13 | GND | Ground reference - common return for logic and analog sections; requires low-impedance layout for signal integrity. |
| 14 | V− | Negative supply input - completes bipolar supply rail; enables symmetric analog swing and low distortion. |
| 2, 7, 1, 3–9, 11, 16 | N.C. | Not internally connected - no internal bond wires; must remain unconnected or grounded per design guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| Guaranteed rDS(ON) match | ≤2Ω between channels - eliminates gain mismatch in dual-channel instrumentation amplifiers and balanced line drivers. |
| rFLAT(ON) over signal range | ≤3Ω variation from V− to V+ - ensures consistent channel gain across full analog input span, critical for data acquisition linearity. |
| Low charge injection | 15pC max - reduces hold-mode settling error in 12-bit+ sample-and-hold circuits without additional correction. |
| Rail-to-rail signal handling | Supports ±15V analog swing with ±15V supplies - interoperates directly with ±15V op-amps and DACs without level-shifting. |
| Bipolar/single-supply flexibility | Operates from ±4.5V to ±20V or +10V to +30V - simplifies power architecture in mixed-voltage systems like PBX and military radios. |
Applications
| Audio Signal Routing | Test Equipment Multiplexing |
|---|---|
|
Use Scenario: Switching line-level stereo signals between multiple sources (DACs, codecs, amplifiers) in professional audio mixers. IC Role / Device Role / Timing Role: Dual SPDT analog switch providing independent left/right channel routing with sub-150ns switching and <12pF off-capacitance. Use Value: Preserves wideband frequency response (>20kHz) and low THD+N due to matched 20Ω on-resistance and 90dB crosstalk. |
Use Scenario: Automated signal path selection in benchtop multimeters and ATE systems requiring nanosecond-scale channel switching. IC Role / Device Role / Timing Role: High-speed analog multiplexer enabling sequential measurement of multiple sensors or DUTs under microcontroller control. Use Value: 100ns tOFF and 72dB off-isolation prevent measurement contamination between channels during rapid reconfiguration. |
| Sample-and-Hold Circuits | Battery-Operated Systems |
|
Use Scenario: Sampling analog sensor outputs (e.g., thermocouples, strain gauges) into precision ADCs with minimal aperture error. IC Role / Device Role / Timing Role: Low-charge-injection SPDT switch acting as sampling gate with precise break-before-make timing (10–20ns). Use Value: 15pC charge injection limits hold-step error to <1LSB in 16-bit systems using 1nF hold capacitors. |
Use Scenario: Power-conscious analog signal management in portable medical monitors and handheld test tools. IC Role / Device Role / Timing Role: Ultra-low-power analog switch enabling signal routing while drawing <1µA total supply current at +25°C. Use Value: 35µW max power dissipation extends battery life without thermal derating in sealed enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG403BRZ | 44V abs max rating; 35Ω max rDS(ON); 25pC charge injection; SOIC-16 package only. | Higher on-resistance and charge injection limit use in 16-bit+ sample-and-hold or wideband audio. | Prefer DG403DY+T where ≤2Ω channel matching and <15pC injection are required. |
| TS5A3157DCKR | Single SPDT; 0.75Ω typical rDS(ON); 3.3V logic only; SC70-6 package; 100mA continuous current. | Not pin-compatible; lacks dual-channel independence and bipolar supply support. | Select DG403DY+T for dual-channel, ±15V signal routing with guaranteed matching and leakage specs. |
Compared with ADG403BRZ and TS5A3157DCKR, DG403DY+T uniquely delivers guaranteed 2Ω on-resistance matching, <5nA off-leakage at +85°C, and full rail-to-rail operation on ±15V - making it the only option qualified for high-precision, temperature-stable dual-path switching in military radios and guidance systems.
Availability
DG403DY+T is available at Aetrix Electronics and suitable for test equipment multiplexing, audio signal routing, sample-and-hold circuits, and battery-operated systems requiring stable component supply across extended temperature ranges.
Supply support for DG403DY+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and power management ICs for industrial, communications, and automotive applications.
The DG403DY+T belongs to Maxim's legacy high-speed analog switch family, engineered specifically for low-distortion, low-leakage signal routing in demanding instrumentation and defense-grade systems.
FAQ
What is the maximum analog signal voltage range supported by DG403DY+T?
DG403DY+T supports analog signals from V− to V+, enabling rail-to-rail operation. With ±15V supplies, this yields a full ±15V signal range - verified per Electrical Characteristics table and Typical Operating Characteristics curves. This range is maintained across the full -40°C to +85°C operating temperature range and is not degraded by logic supply variations when VL = +5V.
Does DG403DY+T require external pull-up resistors on its logic inputs IN1 and IN2?
No, DG403DY+T does not require external pull-up resistors. Its logic inputs are TTL/CMOS-compatible with guaranteed thresholds (VINH ≥ +2.4V, VINL ≤ +0.8V) and input currents of ±1.0µA max - sufficient to interface directly with microcontrollers, FPGAs, and logic gates without external biasing. Internal input structure ensures reliable switching without floating inputs.
Can DG403DY+T operate from a single +12V supply instead of bipolar supplies?
Yes, DG403DY+T operates from a single +10V to +30V supply. When using +12V, V− is connected to ground (0V), V+ to +12V, and analog signals swing from 0V to +12V. Performance remains specified: rDS(ON) is 30Ω max, tON/tOFF meet 150ns/100ns limits, and leakage stays below 5nA at +85°C - all confirmed in the Absolute Maximum Ratings and Electrical Characteristics tables.
What is the purpose of the VL pin on DG403DY+T, and can it be tied to V+?
The VL pin sets the logic threshold reference and must be connected to +5V for guaranteed TTL/CMOS compatibility. Tying VL to V+ (e.g., +12V or +15V) shifts logic thresholds upward, risking unreliable switching or increased input current - per Applications Information section, "If VL is connected to V+… the devices will operate at CMOS-logic-level inputs" but with unguaranteed timing and leakage. DG403DY+T requires dedicated +5V for VL to meet datasheet specs.
Is DG403DY+T pin-compatible with the original DG403 series from earlier decades?
Yes, DG403DY+T is a drop-in replacement for legacy DG403 variants in 16-pin DIP packages. Pinout, electrical behavior, and timing match the original DG403 - confirmed by identical top-view diagrams, shared ordering codes (e.g., DG403DY), and explicit "Plug-In Upgrade" designation in New Features. No PCB changes are required when upgrading from obsolete DG403DY or DG403DJ versions.
DG403DY+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Circuit:
- SPDT
- Multiplexer/Demultiplexer Circuit:
- 2:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 45Ohm
- Channel-to-Channel Matching (ΔRon):
- 500mOhm
- Voltage - Supply, Single (V+):
- 10V ~ 30V
- Voltage - Supply, Dual (V±):
- ±4.5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 150ns, 100ns
- -3db Bandwidth:
- -
- Charge Injection:
- 10pC
- Channel Capacitance (CS(off), CD(off)):
- 12pF, 12pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -90dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG403DY+T FAQ
1.How can I place an order for DG403DY+T through Aetrix?
Please submit a Request for Quotation (RFQ) for DG403DY+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG403DY+T reliable?
The price and inventory of DG403DY+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG403DY+T is usually 5 days.
3.What payment methods are accepted for DG403DY+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG403DY+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG403DY+T?
DG403DY+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG403DY+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG403DY+T?
For technical support, including DG403DY+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG403DY+T requirements.
6.How does Aetrix verify that DG403DY+T is sourced from the original manufacturer or authorized distributors?
All DG403DY+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG403DY+T meets industry standards.
7.What is the process for return or replacement of DG403DY+T?
All DG403DY+T units undergo pre-shipment inspection (PSI). If there is an issue with DG403DY+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG403DY+T part is unused and in its original packaging.
Return procedure for DG403DY+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG403DY+T Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
