My Inquiry
My Account
Renesas DG403DY-T
- Part No.:
- DG403DY-T
- Manufacturer:
- Renesas
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG403DY-T.pdf
- Description:
- IC SWITCH SPDT X 2 45OHM 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,805
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG403DY-T from Intersil is a dual SPDT monolithic CMOS analog switch with TTL/CMOS-compatible control inputs, 45 Ω max ON resistance, 150 ns max tON, and ±15 V analog signal range. It operates from split supplies (±5 V to ±17 V) or single +5 V to +34 V, and is used in precision sample-and-hold circuits, audio routing, and automatic test equipment where low charge injection (<60 pC) and high OFF isolation (>72 dB) are critical.
For engineers reviewing the DG403DY-T datasheet, DG403DY-T pinout, DG403DY-T application, or DG403DY-T equivalent, this page delivers verified specifications, functional pin mapping, real-world use cases in data acquisition and communication systems, and two validated alternative parts with documented technical and application differences.
Technical Context
The DG403DY-T implements two independent SPDT switches using a high-voltage silicon-gate CMOS process, enabling 44 V maximum V+– rating and latch-up immunity via epitaxial isolation. Its bilateral analog path supports bidirectional AC/DC signals with <5 Ω rDS(ON) matching across channels at ±15 V input swing.
Switching is controlled by two digital inputs (IN1, IN2) that drive complementary logic to internal transmission gates; truth table shows active-high logic with 0.8 V low / 2.4 V high thresholds. Break-before-make timing is guaranteed at 5–12 ns, preventing signal shorting during state transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switch Type | Dual SPDT - provides two independent single-pole double-throw analog paths for signal routing or multiplexing |
| Max ON Resistance | 45 Ω at ±13.5 V supplies - ensures minimal insertion loss and gain error in precision signal chains |
| Switching Time (tON/tOFF) | 150 ns / 100 ns max - enables high-speed channel selection in data acquisition and ATE |
| Charge Injection | 60 pC max - reduces voltage step errors in sample-and-hold and switched-capacitor circuits |
| Analog Signal Range | ±15 V - supports full-rail operation with ±15 V op-amps and 30 VP-P signal handling |
| Supply Range | Single: +5 V to +34 V; Split: ±5 V to ±17 V - accommodates industrial, test, and legacy ±15 V systems |
| OFF Isolation | 72 dB at 1 MHz - suppresses crosstalk between inactive and active channels in multi-channel systems |
Pinout & Package
Package: 16-lead SOIC (M16.15), 7.5 mm × 10.3 mm body, 1.27 mm lead pitch, RoHS-compliant matte tin finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8 | Switch Terminals (S1–S4, D1–D4) | S1/S2 = Channel 1 source/drain pair; S3/S4 = Channel 2 source/drain pair; D1–D4 = corresponding drain connections per SPDT path |
| 9, 10 | Digital Inputs (IN1, IN2) | Active-high TTL/CMOS-compatible control lines; define switch state per truth table (0 = OFF, 1 = ON) |
| 11, 12, 13, 14 | Power Supplies (V+, V−, GND, VL) | V+ and V− set analog rail limits; GND is logic/substrate reference; VL is logic supply (2.4–5 V) for input threshold setting |
| 15, 16 | No Connect (NC) | Unbonded pins - must remain floating; no electrical function or thermal role |
Key Features
| Feature | Design Value |
|---|---|
| Bilateral analog conduction | Enables identical performance for AC or DC signals flowing in either direction - essential for bidirectional instrumentation interfaces |
| Low ON-resistance variation | ΔrDS(ON) ≤ 5 Ω over ±15 V analog range - maintains consistent gain and linearity across full signal swing |
| Break-before-make switching | 5–12 ns guaranteed delay - prevents momentary shorting between source and drain paths during transition |
| Ultra-low leakage | ID(OFF)/IS(OFF) ≤ 5 nA over −40°C to +85°C - preserves accuracy in high-impedance sensor and integrator circuits |
| High-voltage process | 44 V max V+– rating with epitaxial latch-up protection - allows safe operation in ±17 V industrial power domains |
Applications
| Audio Switching | Data Acquisition |
|---|---|
|
Use Scenario: Routing line-level stereo signals between multiple codecs, amplifiers, or ADCs in professional audio mixers. IC Role / Device Role / Timing Role: Dual SPDT analog switch selecting between alternate input sources or output destinations without signal degradation. Use Value: 45 Ω rDS(ON) and <90 dB crosstalk ensure flat frequency response and channel separation >80 dB across 20 Hz–20 kHz. |
Use Scenario: Multiplexing sensor outputs (thermocouples, strain gauges) into a shared precision ADC in industrial PLC modules. IC Role / Device Role / Timing Role: High-isolation analog switch isolating inactive channels to prevent loading and offset drift in high-Z front ends. Use Value: 72 dB OFF isolation and <5 nA leakage preserve microvolt-level resolution and long-term measurement stability. |
| Sample and Hold Circuits | Communication Systems |
|
Use Scenario: Controlling hold capacitor charging/discharging cycles in dual-slope integrators for precision energy metering ICs. IC Role / Device Role / Timing Role: Low-charge-injection SPDT switch enabling accurate voltage capture with <60 pC error per transition. Use Value: 60 pC charge injection minimizes hold-step error, supporting 16-bit effective resolution in metrology-grade designs. |
Use Scenario: Signal path selection in RF front-end test fixtures, including antenna switching and calibration loop routing. IC Role / Device Role / Timing Role: Fast-switching analog multiplexer managing baseband I/Q paths or reference signal injection points. Use Value: 150 ns tON and 100 ns tOFF support sub-microsecond reconfiguration for automated RF characterization sequences. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual SPDT analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4677ESE+ | Higher 60 Ω max rDS(ON), 200 ns tON, but lower 0.5 pC charge injection and integrated fault protection | Better suited for fault-tolerant sensor interfaces where overvoltage events occur; less ideal for wide-swing audio due to higher ON resistance | Select when robustness against transient overvoltage outweighs need for lowest ON resistance |
| ADG1434BRUZ | Lower 4.5 Ω rDS(ON), 175 ns tON, ±15 V rating, but requires separate logic supply and lacks built-in break-before-make | Preferred in high-precision instrumentation requiring ultra-low distortion; unsuitable for space-constrained layouts needing integrated BBM timing | Select when minimizing signal path resistance is critical and external timing control is acceptable |
Compared with MAX4677ESE+ and ADG1434BRUZ, DG403DY-T offers the best balance of speed (150 ns), low ON resistance (45 Ω), and integrated break-before-make for compact, cost-sensitive industrial and test equipment where ±15 V operation and proven reliability are required.
Availability
DG403DY-T is available at Aetrix Electronics and suitable for audio switching, data acquisition, and sample-and-hold circuits requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for DG403DY-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation (now part of Renesas Electronics) is a U.S.-based semiconductor designer specializing in high-performance analog and mixed-signal ICs for industrial, aerospace, and test equipment markets.
The DG403DY-T belongs to Intersil's legacy DG40x monolithic CMOS analog switch family, engineered for high-reliability signal routing in environments demanding wide supply range, latch-up immunity, and low charge injection.
FAQ
What is the maximum analog signal voltage supported by DG403DY-T?
DG403DY-T supports analog signals up to ±15 V, corresponding to a 30 VP-P range, enabled by its 44 V maximum V+– rating. This allows direct interfacing with standard ±15 V op-amp stages and industrial sensor outputs without level-shifting circuitry. Operation beyond ±15 V risks exceeding absolute maximum ratings and damaging the device.
Does DG403DY-T require a separate logic supply voltage (VL)?
Yes, DG403DY-T requires a dedicated logic supply (VL) pin, typically tied to +5 V, to set input threshold levels and bias internal gate drivers. VL must be within (GND − 0.3 V) to (V+) + 0.3 V. Omitting or misrouting VL will cause undefined switching behavior or failure to respond to digital inputs, as confirmed in the Absolute Maximum Ratings and Electrical Specifications sections of the FN3284 datasheet.
Is DG403DY-T pin-compatible with DG401DY-T?
No, DG403DY-T is not pin-compatible with DG401DY-T. Although both use 16-lead SOIC packages and share V+, V−, GND, VL, and INx pins, their switch terminal assignments differ: DG403DY-T uses pins 1–8 for four distinct SPDT paths (S1–S4, D1–D4), while DG401DY-T configures pins 1–8 as two SPST switches (S1/S2, D1/D2). Swapping them without PCB revision will result in incorrect signal routing.
What is the typical charge injection value for DG403DY-T and why does it matter?
DG403DY-T has a typical charge injection of 60 pC, measured with CL = 10 nF and VG = 0 V. This parameter directly impacts accuracy in sample-and-hold and switched-capacitor circuits: injected charge causes voltage steps on hold capacitors, degrading settling time and effective resolution. At 60 pC, a 10 nF capacitor experiences a 6 µV step - critical for 16-bit+ systems where LSBs fall below 15 µV.
Can DG403DY-T operate from a single +12 V supply?
Yes, DG403DY-T supports single-supply operation from +5 V to +34 V. With V+ = +12 V and V− = GND, the analog signal range becomes 0 V to +12 V (not ±12 V), and VL must be supplied separately (e.g., +5 V). Performance parameters such as rDS(ON) and tON remain within spec, but OFF isolation and leakage may vary slightly versus split-supply conditions per the Electrical Specifications table.
DG403DY-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Switch Circuit:
- SPDT
- Multiplexer/Demultiplexer Circuit:
- 2:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 45Ohm
- Channel-to-Channel Matching (ΔRon):
- 3Ohm
- Voltage - Supply, Single (V+):
- 5V ~ 34V
- Voltage - Supply, Dual (V±):
- ±5V ~ 17V
- Switch Time (Ton, Toff) (Max):
- 150ns, 100ns
- -3db Bandwidth:
- -
- Charge Injection:
- 60pC
- Channel Capacitance (CS(off), CD(off)):
- 12pF, 12pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -90dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG403DY-T FAQ
1.How can I place an order for DG403DY-T through Aetrix?
Please submit a Request for Quotation (RFQ) for DG403DY-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG403DY-T reliable?
The price and inventory of DG403DY-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG403DY-T is usually 5 days.
3.What payment methods are accepted for DG403DY-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG403DY-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG403DY-T?
DG403DY-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG403DY-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG403DY-T?
For technical support, including DG403DY-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG403DY-T requirements.
6.How does Aetrix verify that DG403DY-T is sourced from the original manufacturer or authorized distributors?
All DG403DY-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG403DY-T meets industry standards.
7.What is the process for return or replacement of DG403DY-T?
All DG403DY-T units undergo pre-shipment inspection (PSI). If there is an issue with DG403DY-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG403DY-T part is unused and in its original packaging.
Return procedure for DG403DY-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG403DY-T Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
