Analog Devices Inc./Maxim Integrated DG405CY+
- Part No.:
- DG405CY+
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG405CY+.pdf
- Description:
- IC SWITCH DPST-NOX2 45OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,939
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG405CY+ from Maxim Integrated is a dual, high-speed, normally open analog switch IC designed for precision signal routing in bipolar or single-supply systems. It features guaranteed 2Ω max on-resistance matching between channels, 3Ω max on-resistance flatness over ±15V signal range, and 15pC max charge injection - enabling low-distortion sampling in test equipment and guidance systems.
For engineers reviewing the DG405CY+ datasheet, DG405CY+ pinout, DG405CY+ application, or DG405CY+ equivalent, key selection criteria include rail-to-rail analog signal handling (±15V), TTL/CMOS logic compatibility with separate VL pin, sub-150ns switching times, and <5nA off-leakage at +85°C in industrial temperature operation.
Technical Context
The DG405CY+ implements two independent SPST (single-pole/single-throw) analog switches with complementary control logic: IN1 controls S1/D1, IN2 controls S2/D2. Each switch conducts bidirectionally with matched rDS(ON) and flat on-resistance across the full analog range from V− to V+.
It uses a 44V silicon-gate process and substrate tied to V+, supporting ±4.5V to ±20V dual supplies or +10V to +30V single supply. Logic interface is isolated via dedicated VL pin (typically +5V), ensuring TTL compatibility regardless of analog supply voltage.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Analog Signal Range | ±15V - supports rail-to-rail signal switching without clipping in ±15V systems. |
| rDS(ON) Match (ΔrDS(ON)) | 2Ω max - ensures matched gain/attenuation in differential or dual-path signal paths. |
| rFLAT(ON) | 3Ω max - maintains consistent channel impedance across full input voltage swing, critical for precision sample-and-hold. |
| Charge Injection | 15pC max - minimizes voltage glitch on hold capacitors, reducing acquisition error in data acquisition systems. |
| tON / tOFF | 150ns / 100ns max - enables high-speed multiplexing in communications and military radio timing-critical paths. |
| Off-Leakage (ID(OFF)/IS(OFF)) | <5nA at +85°C - preserves signal integrity in high-impedance sensor interfaces and battery-operated systems. |
| Supply Range | ±4.5V to ±20V or +10V to +30V - allows flexible power architecture design without level-shifting circuitry. |
Pinout & Package
Package: 16-pin plastic DIP (0.300" wide), RoHS-compliant, operating temperature range 0°C to +70°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 8 | D1, D2 (Drain) | Analog output terminals - connect to downstream circuitry; bidirectional current path with S1/S2. |
| 2, 7 | N.C. | No internal connection - must remain unconnected; no pull-up/down or routing required. |
| 3, 6 | S1, S2 (Source) | Analog input terminals - accept rail-to-rail signals from V− to V+; paired with D1/D2. |
| 4, 5 | IN1, IN2 | Digital control inputs - active-high TTL/CMOS logic; IN1 enables S1↔D1, IN2 enables S2↔D2. |
| 9, 16 | V+, V− | Analog supply rails - define analog signal range; V+ connected to substrate; absolute max 44V difference. |
| 12 | VL | Logic supply reference - sets logic threshold; typically +5V; decouples logic compatibility from analog supply. |
| 13 | GND | Ground reference - common return for logic and substrate; not signal ground unless system design specifies. |
Key Features
| Feature | Design Value |
|---|---|
| Guaranteed rDS(ON) match | 2Ω max between S1/D1 and S2/D2 - eliminates gain mismatch in dual-channel instrumentation. |
| Rail-to-rail signal handling | Operates with analog signals from V− to V+ - eliminates need for external level shifters in ±15V systems. |
| TTL/CMOS-compatible logic interface | Separate VL pin allows +5V logic control while analog supplies run at ±15V - simplifies mixed-voltage board design. |
| Low charge injection | 15pC max - reduces hold-mode settling error in 12-bit+ sample-and-hold circuits. |
| Low off-leakage over temperature | <5nA at +85°C - maintains accuracy in high-impedance sensor front-ends without thermal drift compensation. |
Applications
| Sample-and-Hold Circuits | Test Equipment |
|---|---|
Use Scenario: Precision analog signal sampling before ADC conversion in automated test systems. IC Role / Device Role / Timing Role: Dual SPST switch controlling capacitor charging path and isolation during hold phase. Use Value: 15pC max charge injection and 3Ω rFLAT(ON) ensure ≤0.01% gain error across full ±10V input range. |
Use Scenario: Signal routing between multiple instruments (oscilloscopes, signal generators) and DUTs. IC Role / Device Role / Timing Role: High-speed analog multiplexer enabling reconfigurable measurement paths. Use Value: 150ns tON and 72dB off-isolation prevent crosstalk and enable sub-microsecond channel switching. |
| Guidance and Control Systems | Audio Signal Routing |
Use Scenario: Redundant sensor signal selection in flight control electronics with strict fault tolerance. IC Role / Device Role / Timing Role: Dual independent switch for voting logic and fail-safe signal path isolation. Use Value: <5nA off-leakage at +85°C ensures reliable open-circuit detection and prevents false fault triggers. |
Use Scenario: Channel muting and source selection in professional audio mixers with DC-coupled paths. IC Role / Device Role / Timing Role: Low-distortion analog gate for zero-crossing mute control and input routing. Use Value: 20Ω typical rDS(ON) and bidirectional conduction preserve audio signal symmetry and minimize THD. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual SPST analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG405BRZ | 28Ω max rDS(ON), 25pC charge injection, operates up to +85°C only with derating; no separate VL pin. | Requires logic-level translation when used with ±15V analog supplies; higher on-resistance increases insertion loss in RF paths. | Prefer DG405CY+ where rail-to-rail signal fidelity and low charge injection are critical in 0°C to +70°C environments. |
| TS5A23157DGSR | Single-supply only (+1.65V to +5.5V), 0.9Ω rDS(ON), but limited to 5.5V max analog range; CMOS-only interface. | Not suitable for ±15V or high-voltage signal routing; intended for portable low-voltage audio/data switching. | Select DG405CY+ for industrial/military systems requiring bipolar supply support and >10V signal swing capability. |
Compared with ADG405BRZ and TS5A23157DGSR, the DG405CY+ uniquely combines ±20V supply tolerance, separate VL logic reference, and guaranteed 2Ω channel matching - making it the only option among the three qualified for precision dual-channel sampling in guidance hardware and high-fidelity test instrumentation.
Availability
DG405CY+ is available at Aetrix Electronics and suitable for test equipment, guidance and control systems, and audio signal routing requiring stable component supply across industrial temperature grades and long-lifecycle programs.
Supply support for DG405CY+ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) designs precision analog, mixed-signal, and high-reliability semiconductor solutions for industrial, automotive, and communications markets.
The DG405CY+ belongs to Maxim's legacy high-speed analog switch family, engineered specifically for low-distortion, rail-to-rail signal routing in military radios, PBX systems, and battery-operated instrumentation where leakage, matching, and speed are co-constrained.
FAQ
What is the maximum allowable voltage difference between V+ and V− for DG405CY+?
The DG405CY+ has an absolute maximum rating of 44V between V+ and V−. This limit is defined by the 44V silicon-gate process and applies regardless of individual rail voltages. Exceeding this differential risks permanent damage due to substrate breakdown. For example, V+ = +25V and V− = −20V yields 45V differential and violates the specification - safe operation requires |V+ − V−| ≤ 44V. The DG405CY+ datasheet confirms this in the Absolute Maximum Ratings table.
Does DG405CY+ support single-supply operation, and what is the minimum voltage?
Yes, DG405CY+ supports single-supply operation from +10V to +30V. In this configuration, V− is connected to ground (0V), and analog signals may swing from 0V to V+. The minimum valid single-supply voltage is +10V - operation below this level is not characterized or guaranteed per the Electrical Characteristics table. At +10V, rDS(ON) remains ≤30Ω and tON ≤150ns, meeting full-spec performance.
How is logic compatibility maintained when using ±15V analog supplies with DG405CY+?
Logic compatibility is maintained via the dedicated VL pin, which accepts a fixed +5V supply independent of V+ and V−. This decouples TTL/CMOS logic thresholds from analog rail voltages. When VL = +5V, the DG405CY+ guarantees proper switching for VINH ≥ +2.4V and VINL ≤ +0.8V - even if V+ = +15V and V− = −15V. This eliminates need for level translators in mixed-supply systems.
What does "N.C." mean for pins 2 and 7 on the DG405CY+ DIP package?
"N.C." stands for "Not internally connected" - pins 2 and 7 on the DG405CY+ have no bond wire or internal circuit connection. They must be left floating (unconnected) on the PCB; tying them to ground, supply, or signals may cause unpredictable behavior or increased leakage. This is explicitly stated in the Pin Description section and confirmed in the topography diagram showing no internal routing to these pads.
Is DG405CY+ suitable for battery-operated systems, and what is its quiescent power consumption?
Yes, DG405CY+ is optimized for battery-operated systems with a maximum total supply current of 35µW - comprising I+ ≤1µA, I− ≤1µA, IL ≤1µA, and IGND ≤1µA at +25°C. Its low off-leakage (<5nA at +85°C) further extends battery life in always-on monitoring nodes. Power consumption remains stable across temperature, as confirmed by the "Supply Current vs. Temperature" graph (MAX401-8) in the datasheet.
DG405CY+ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Switch Circuit:
- DPST - NO
- Multiplexer/Demultiplexer Circuit:
- 2:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 45Ohm
- Channel-to-Channel Matching (ΔRon):
- 500mOhm
- Voltage - Supply, Single (V+):
- 10V ~ 30V
- Voltage - Supply, Dual (V±):
- ±4.5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 150ns, 100ns
- -3db Bandwidth:
- -
- Charge Injection:
- 10pC
- Channel Capacitance (CS(off), CD(off)):
- 12pF, 12pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -90dB @ 1MHz
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG405CY+ FAQ
1.How can I place an order for DG405CY+ through Aetrix?
Please submit a Request for Quotation (RFQ) for DG405CY+ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG405CY+ reliable?
The price and inventory of DG405CY+ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG405CY+ is usually 5 days.
3.What payment methods are accepted for DG405CY+?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG405CY+ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG405CY+?
DG405CY+ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG405CY+ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG405CY+?
For technical support, including DG405CY+ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG405CY+ requirements.
6.How does Aetrix verify that DG405CY+ is sourced from the original manufacturer or authorized distributors?
All DG405CY+ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG405CY+ meets industry standards.
7.What is the process for return or replacement of DG405CY+?
All DG405CY+ units undergo pre-shipment inspection (PSI). If there is an issue with DG405CY+, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG405CY+ part is unused and in its original packaging.
Return procedure for DG405CY+:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG405CY+ Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

