Analog Devices Inc./Maxim Integrated DG405DJ
- Part No.:
- DG405DJ
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
DG405DJ.pdf
- Description:
- IC SWITCH DPST-NOX2 45OHM 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,902
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG405DJ from Maxim Integrated is a dual, high-speed, normally open analog switch IC designed for precision signal routing in bipolar or single-supply systems. It features guaranteed 2Ω max on-resistance matching between channels, 3Ω max on-resistance flatness over ±15V signal range, and 15pC max charge injection - enabling low-distortion sampling in test equipment and military radios. The device operates from ±4.5V to ±20V or +10V to +30V supplies and delivers 150ns max tON / 100ns max tOFF switching.
For engineers reviewing the DG405DJ datasheet, DG405DJ pinout, DG405DJ application, or DG405DJ equivalent, key selection criteria include rail-to-rail analog signal handling (±15V), TTL/CMOS logic compatibility with separate VL pin, low off-leakage (<5nA at +85°C), and 20-pin LCC package thermal performance across -40°C to +85°C industrial operation.
Technical Context
The DG405DJ implements two independent SPST (single-pole/single-throw) analog switches with complementary control logic: IN1 controls S1/D1, IN2 controls S2/D2. Each switch conducts bidirectionally with matched rDS(ON) and flat on-resistance across the full analog range, critical for precision sample-and-hold circuits where channel-to-channel gain error must be minimized.
Its silicon-gate 44V process enables robust ±20V bipolar operation while maintaining sub-100ns switching transitions and <39pF channel-on capacitance. Internal substrate connection to V+ and discrete N.C. pins (pins 2, 7, 11, 16 in SO package) isolate digital and analog domains, supporting low-crosstalk (<90dB) and high off-isolation (72dB at 1MHz) in dense PCB layouts.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switch Type | Dual SPST, normally open - enables independent on/off control of two analog paths without internal signal coupling. |
| Analog Signal Range | ±15V (guaranteed) - supports rail-to-rail signal switching across full supply range without clipping or distortion. |
| rDS(ON) Match | 2Ω max - ensures ≤2Ω difference in on-resistance between S1/D1 and S2/D2 channels, minimizing gain mismatch in differential or multi-channel systems. |
| Charge Injection | 15pC max - limits voltage glitch on hold capacitors in sample-and-hold stages, reducing acquisition settling time and offset error. |
| tON / tOFF | 150ns / 100ns max - enables >5MHz switching rate for real-time signal multiplexing in communications and guidance systems. |
| Off-Leakage @ +85°C | <5nA - maintains signal integrity in high-impedance sensor interfaces and battery-operated systems over extended temperature range. |
| Supply Range | ±4.5V to ±20V or +10V to +30V - allows flexible power architecture design without external level-shifting circuitry. |
Pinout & Package
DG405DJ is supplied in a 16-pin narrow SOIC package (width = 3.9mm) with standard JEDEC MS-012AC footprint. Pin 1 is located at the top-left corner with notch or dot marking; pin numbering proceeds counterclockwise.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 8 | D1, D2 (Drain) | Analog output terminals - connect to downstream circuitry; bidirectional conduction identical to source side. |
| 2, 7 | N.C. | No internal connection - must remain unconnected; no pull-up/down or routing required. |
| 3, 6 | S1, S2 (Source) | Analog input terminals - accept rail-to-rail signals from ±15V sources; electrically symmetric with drains. |
| 4, 5 | IN1, IN2 | TTL/CMOS-compatible digital control inputs - active-high logic; drive directly from microcontroller GPIOs. |
| 11 | V+ | Positive supply input - connected to substrate; must be powered before VL and V- to prevent latch-up. |
| 12 | VL | Logic supply reference - set to +5V for TTL compatibility; ties to V+ only if CMOS-level logic is used. |
| 13 | GND | Analog/digital common reference - requires low-impedance star ground connection to minimize noise coupling. |
| 14 | V- | Negative supply input - establishes lower analog rail; sequencing after V+ prevents ESD damage. |
Key Features
| Feature | Design Value |
|---|---|
| Guaranteed rDS(ON) match | 2Ω max between channels - eliminates need for per-channel calibration in precision instrumentation front-ends. |
| On-resistance flatness | 3Ω max over ±10V signal swing - ensures consistent gain and linearity across full dynamic range in audio routing. |
| Rail-to-rail signal handling | Supports analog signals from V− to V+ - enables direct interface with op-amps and ADCs operating at supply rails. |
| Low charge injection | 15pC max - reduces hold-mode voltage step in sample-and-hold circuits, improving DC accuracy to <0.01% FS. |
| Bipolar/single-supply flexibility | Operates from ±4.5V to ±20V or +10V to +30V - simplifies power design in mixed-signal systems with legacy ±15V rails. |
Applications
| Sample-and-Hold Circuits | Test Equipment |
|---|---|
|
Use Scenario: Precision data acquisition system capturing fast transient waveforms with minimal aperture jitter and hold-step error. IC Role / Device Role / Timing Role: Dual SPST switch isolating input signal path during hold phase; synchronized via microcontroller GPIOs. Use Value: 15pC max charge injection and 2Ω rDS(ON) match ensure <0.005% gain error and sub-100ns settling, meeting 16-bit ADC timing budgets. |
Use Scenario: Automated test fixture routing multiple sensor outputs to shared DMM or oscilloscope inputs. IC Role / Device Role / Timing Role: High-speed analog multiplexer enabling sequential channel scanning at >1kHz rate without cross-talk contamination. Use Value: 90dB crosstalk suppression and 72dB off-isolation prevent measurement corruption between adjacent 50Ω/100Ω test channels. |
| Guidance and Control Systems | Military Radios |
|
Use Scenario: Avionics subsystem selecting between redundant inertial measurement unit (IMU) analog outputs under flight control logic. IC Role / Device Role / Timing Role: Fault-tolerant signal selector with fail-safe open-state default; controlled by safety-critical FPGA. Use Value: -40°C to +85°C operation, <5nA off-leakage at max temp, and 44V process tolerance ensure reliability in vibration-prone environments. |
Use Scenario: Secure voice/data transceiver switching RF front-end signals between antenna, PA, and receiver chains. IC Role / Device Role / Timing Role: Low-distortion analog switch managing signal path reconfiguration during mode transitions (e.g., TX/RX). Use Value: 39pF channel-on capacitance and 150ns tON support clean 20–500MHz signal routing without harmonic generation or group delay variation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual SPST analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG1419BRUZ | Single-supply only (+5V to +36V); 0.6Ω typical rDS(ON); higher 25pC charge injection. | Preferred for high-voltage single-rail systems; less suitable for precision bipolar ±15V sample-and-hold. | Select ADG1419BRUZ when supply simplicity outweighs leakage and charge injection requirements. |
| TS5A23157DCKR | Lower voltage range (±5.5V max); 0.9Ω typical rDS(ON); 10pC charge injection; smaller SC70-6 package. | Better for portable, low-power designs; insufficient for military-grade ±15V signal routing. | Choose TS5A23157DCKR for space-constrained consumer electronics, not industrial/military analog paths. |
Compared with DG405DJ, ADG1419BRUZ offers lower on-resistance but lacks guaranteed rDS(ON) matching and bipolar supply support, while TS5A23157DCKR provides superior charge injection yet cannot handle rail-to-rail ±15V signals - making DG405DJ uniquely suited for high-fidelity, wide-range analog switching in harsh environments.
Availability
DG405DJ is available at Aetrix Electronics and suitable for test equipment, guidance and control systems, military radios, sample-and-hold circuits, and battery-operated systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for DG405DJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Maxim Integrated (now part of Analog Devices) is a U.S.-based semiconductor company specializing in high-performance analog, mixed-signal, and power management ICs for industrial, automotive, and communications markets.
The DG405DJ belongs to Maxim's legacy DG40x family of precision analog switches, engineered specifically for high-reliability signal routing in military, aerospace, and test instrumentation applications demanding guaranteed matching, low leakage, and wide supply flexibility.
FAQ
What is the maximum analog signal voltage range supported by the DG405DJ?
The DG405DJ supports an analog signal range from V− to V+, guaranteed up to ±15V with ±20V absolute maximum supply ratings. This rail-to-rail capability allows direct interfacing with op-amps and ADCs operating at supply rails without attenuation or level-shifting, preserving signal fidelity in precision measurement paths. The DG405DJ maintains low on-resistance flatness (≤3Ω) across this full range, ensuring consistent performance regardless of signal amplitude.
Does the DG405DJ require a separate logic supply voltage (VL), and what happens if it's tied to V+?
Yes, the DG405DJ requires a dedicated VL pin for logic-level referencing - typically +5V for TTL compatibility. If VL is tied directly to V+, the device operates with CMOS-level logic thresholds instead of TTL, raising the input high threshold to ~0.7×V+. This may cause unintended switching in systems using standard 3.3V or 5V microcontroller GPIOs unless logic levels are verified. The DG405DJ datasheet specifies VL = +5V for guaranteed TTL compatibility across temperature.
How does the DG405DJ achieve low charge injection, and why is that critical in sample-and-hold circuits?
The DG405DJ achieves ≤15pC max charge injection through matched transistor geometry and optimized gate drive timing in its silicon-gate 44V process. In sample-and-hold circuits, injected charge displaces hold capacitor voltage, causing step errors and settling delays. At 15pC into a typical 1000pF hold capacitor, the DG405DJ induces <15mV glitch - well within 16-bit (≈15mV full-scale) accuracy budgets. This enables faster acquisition times and reduced post-hold correction in high-speed data loggers.
Can the DG405DJ be used in single-supply configurations, and what is the minimum positive supply voltage?
Yes, the DG405DJ supports single-supply operation from +10V to +30V, with V− connected to ground. The minimum +10V requirement ensures sufficient headroom for internal biasing and guarantees specified on-resistance, leakage, and switching speed performance. Using +9V violates the absolute minimum rating and risks increased rDS(ON), elevated off-leakage (>10nA), and degraded tON/tOFF - all of which are documented in the DG405DJ electrical characteristics table under "Power-Supply Range".
What is the thermal performance of the DG405DJ in its 16-pin narrow SOIC package?
The DG405DJ in 16-pin narrow SOIC has a thermal resistance θJA of 8.70°C/W, allowing 696mW continuous power dissipation at +70°C ambient (derated above that point). Under typical operation - with 35µW max quiescent power and negligible I²R loss due to 20Ω typical rDS(ON) - junction temperature rise remains below 1°C, ensuring stable parametric performance across the full -40°C to +85°C industrial temperature range without heatsinking or airflow.
DG405DJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- DPST - NO
- Multiplexer/Demultiplexer Circuit:
- 2:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 45Ohm
- Channel-to-Channel Matching (ΔRon):
- 500mOhm
- Voltage - Supply, Single (V+):
- 10V ~ 30V
- Voltage - Supply, Dual (V±):
- ±4.5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 150ns, 100ns
- -3db Bandwidth:
- -
- Charge Injection:
- 10pC
- Channel Capacitance (CS(off), CD(off)):
- 12pF, 12pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -90dB @ 1MHz
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
DG405DJ FAQ
1.How can I place an order for DG405DJ through Aetrix?
Please submit a Request for Quotation (RFQ) for DG405DJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG405DJ reliable?
The price and inventory of DG405DJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG405DJ is usually 5 days.
3.What payment methods are accepted for DG405DJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG405DJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG405DJ?
DG405DJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG405DJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG405DJ?
For technical support, including DG405DJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG405DJ requirements.
6.How does Aetrix verify that DG405DJ is sourced from the original manufacturer or authorized distributors?
All DG405DJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG405DJ meets industry standards.
7.What is the process for return or replacement of DG405DJ?
All DG405DJ units undergo pre-shipment inspection (PSI). If there is an issue with DG405DJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG405DJ part is unused and in its original packaging.
Return procedure for DG405DJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG405DJ Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

