My Inquiry
My Account
Renesas DG406DJZ
- Part No.:
- DG406DJZ
- Manufacturer:
- Renesas
- Package:
- 28-DIP (0.600", 15.24mm)
- Datasheet:
-
DG406DJZ.pdf
- Description:
- IC MUX 16:1 100OHM 28DIP
- Quantity:
- Payment:
- Shipping:
Inventory:4,897
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG406DJZ from Intersil is a single 16-channel CMOS analog multiplexer IC used for bidirectional signal routing in data acquisition and instrumentation systems. It features 16 bilateral analog switches, TTL/CMOS-compatible digital control (A0–A3 + EN), ±15V dual-supply operation, <100Ω maximum ON-resistance, and 300ns max transition time. It enables high-fidelity analog channel selection in medical instrumentation and automatic test equipment.
For engineers reviewing the DG406DJZ datasheet, DG406DJZ pinout, DG406DJZ application, or DG406DJZ equivalent, this page delivers verified technical context, package-validated pin functions, real-world use scenarios, and two confirmed alternative parts with documented functional and application differences - all grounded in the official FN3116 Rev 11.00 datasheet.
Technical Context
The DG406DJZ integrates a 4-bit binary decoder driving 16 independent bilateral analog switches, with an internal voltage reference for stable logic thresholds across supply variations. Its silicon-gate CMOS process eliminates latch-up and supports 44V max V+–V− differential range.
It operates with single-supply (0V to +12V) or split-supply (±15V) configurations, delivering low charge injection (≤40pC) and matched ON-resistance (ΔrDS(ON) ≤5%) - critical for precision sample-and-hold and multiplexed ADC front-ends.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Channel Count | 16-channel single-ended (1-of-16) analog multiplexer - routes one of 16 bidirectional analog inputs to common drain D. |
| ON-Resistance (rDS(ON)) | Max 100Ω at ±15V supplies - ensures minimal signal attenuation and gain error in precision DC-coupled paths. |
| Transition Time (tTRANS) | Max 300ns (bipolar supply) - supports multiplexing rates up to ~3.3 MHz without inter-channel crosstalk-induced settling delay. |
| Charge Injection | Typ 40pC - reduces hold-step error in sample-and-hold circuits, easing anti-aliasing filter design. |
| Supply Range | ±15V max (44V V+–V−), or +12V single supply - accommodates industrial ±10V signal ranges and battery-powered 12V systems. |
| Logic Compatibility | TTL and CMOS input thresholds (VINH ≥2.4V, VINL ≤0.8V) - interfaces directly with microcontrollers and FPGAs without level-shifting. |
| Leakage Currents | ID(OFF) ≤40nA, IS(OFF) ≤5nA over –40°C to +85°C - preserves accuracy in high-impedance sensor and thermocouple measurement paths. |
Pinout & Package
DG406DJZ is housed in a 28-lead plastic dual-in-line package (PDIP), RoHS-compliant, with 0.600-inch body width and JEDEC MS-011-AB footprint (PKG DWG # E28.6). Pin 1 is top-left corner, with notch or dot marking orientation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 27 | V+, V− | Positive and negative analog power rails - must be decoupled locally; V− tied to GND for single-supply use. |
| 12 | GND | Analog ground reference - separate from digital ground in mixed-signal layouts to minimize noise coupling. |
| 18 | EN | Active-high enable - drives all switches OFF when low; required for power gating in multi-mux systems. |
| 14–17 | A0–A3 | 4-bit binary address inputs - select one of 16 channels (S1–S16 → D); A3 is MSB per truth table. |
| 4–11, 19–26 | S1–S16 | Source switch terminals - bidirectional analog I/O; electrically identical and interchangeable per channel. |
| 28 | D | Common drain terminal - single analog output/input shared across all 16 channels; connects to ADC or buffer. |
| 2, 3, 13 | NC | No-connect pins - no internal connection; must remain unconnected per datasheet to avoid parasitic coupling. |
Key Features
| Feature | Design Value |
|---|---|
| Bilateral analog switching | Enables full AC-coupled signal routing (e.g., audio, sensor bridges) without polarity constraints on Sx or D pins. |
| Low ON-resistance variation | ΔrDS(ON) ≤5% across channels and ±5V analog input range - maintains consistent gain and linearity in multi-channel gain calibration. |
| Break-before-make timing | tOPEN ≥10ns (min) - prevents momentary shorting between channels during address changes, avoiding signal glitches. |
| High-voltage silicon-gate process | Eliminates latch-up under transient overvoltage and supports 44V max V+–V− - suitable for rugged industrial environments. |
| Pb-free (RoHS) PDIP packaging | Matte tin e3 termination, MSL-1 rated - compatible with wave soldering and meets global environmental compliance requirements. |
Applications
| Medical Instrumentation | Data Acquisition Systems |
|---|---|
Use Scenario: Multiplexing 16 patient sensor inputs (ECG, SpO₂, temperature) into a single high-resolution ADC in portable monitors. IC Role / Device Role / Timing Role: Analog signal router selecting one sensor channel per conversion cycle; timing governed by EN and address setup/hold relative to ADC sampling clock. Use Value: Maintains sub-μV offset stability and <0.01% gain error across all 16 channels due to matched rDS(ON) and low leakage. |
Use Scenario: Scanning multiple thermocouple or strain gauge bridges in industrial PLC analog input modules. IC Role / Device Role / Timing Role: Precision analog front-end switch enabling sequential measurement of high-impedance sensors; controlled via microcontroller GPIOs. Use Value: Low charge injection (<40pC) minimizes hold-step error, while ±15V supply support accommodates 10V bridge excitation and signal swing. |
| Automatic Test Equipment (ATE) | Communication Systems |
Use Scenario: Routing DUT analog signals (e.g., RF bias, IF outputs) to shared test instruments like spectrum analyzers or digitizers. IC Role / Device Role / Timing Role: High-isolation signal path selector; OFF-isolation >69dB at 100kHz prevents cross-talk between test channels. Use Value: 300ns transition time enables rapid channel cycling (≥300kSPS effective scan rate), improving test throughput. |
Use Scenario: Selecting among multiple analog baseband filters or modulator/demodulator paths in software-defined radio front-ends. IC Role / Device Role / Timing Role: Reconfigurable signal path manager; EN synchronized to FPGA control state machine for glitch-free reconfiguration. Use Value: Bilateral operation supports both transmit and receive signal routing; 100Ω rDS(ON) ensures minimal insertion loss in 50Ω-terminated paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX306CPI+ | 16-channel, ±20V max supply, 120Ω rDS(ON) max, 400ns tTRANS, requires external VREF for logic thresholds. | Higher supply tolerance but slower switching and higher ON-resistance - better suited for high-voltage, low-speed industrial monitoring than precision DAQ. | Select MAX306CPI+ only if >±15V operation is required and 300ns timing is not critical. |
| ADG406BRZ | 16-channel, ±15V supply, 75Ω rDS(ON) typ, 250ns tTRANS, integrated charge cancellation, but higher 100pC charge injection spec. | Lower typical ON-resistance and faster switching, yet higher charge injection - advantageous in speed-critical DAQ but less ideal for ultra-low-error sample-and-hold. | Choose ADG406BRZ when transition time is prioritized over charge injection; verify hold-step budget in final design. |
Compared with MAX306CPI+ and ADG406BRZ, the DG406DJZ offers the best balance of low charge injection (40pC), tight rDS(ON) matching (≤5%), and proven latch-up immunity - making it preferred for medical-grade and high-accuracy industrial DAQ where signal integrity outweighs raw speed or extreme voltage range.
Availability
DG406DJZ is available at Aetrix Electronics and suitable for medical instrumentation, automatic test equipment, and industrial data acquisition requiring stable component supply, long-term lifecycle support, and RoHS-compliant through-hole assembly.
Supply support for DG406DJZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation designs high-performance analog, mixed-signal, and power management semiconductors for industrial, infrastructure, and high-end consumer markets.
The DG406DJZ belongs to Intersil's precision analog multiplexer product line, engineered for low-distortion, low-leakage signal routing in demanding measurement and control applications - especially where reliability under bipolar supply and latch-up immunity are essential.
FAQ
What is the maximum analog signal voltage range supported by DG406DJZ?
The DG406DJZ supports analog signals up to ±15V when operated with ±15V supplies, with a maximum V+–V− rating of 44V. In single-supply mode (V− = 0V), the analog input range extends from 0V to V+ (up to +12V), enabling compatibility with standard 10V industrial sensor outputs and 12V battery-powered systems. The device maintains <100Ω ON-resistance and low leakage across this full range.
Does DG406DJZ require external components for proper operation?
Yes - DG406DJZ requires local bypass capacitors (typically 0.1µF ceramic + 10µF tantalum) on V+ and V− pins to suppress switching noise and ensure stable analog performance. No external reference or level-shifting circuitry is needed, as the device integrates an internal voltage reference for TTL/CMOS logic thresholds and operates directly from standard logic-level control signals.
Can DG406DJZ be used in single-supply applications?
Yes - DG406DJZ supports single-supply operation with V− connected to ground and V+ ranging from +5V to +12V. At +12V, it delivers full 0V–12V analog signal handling, 120Ω max rDS(ON), and 450ns max transition time. Logic inputs remain compatible with 3.3V or 5V microcontrollers, and the EN pin retains full enable/disable functionality.
How does DG406DJZ prevent channel-to-channel interference during switching?
DG406DJZ incorporates break-before-make timing (tOPEN ≥10ns minimum) to ensure one channel fully disconnects before the next connects - eliminating momentary shorts that cause signal glitches. Combined with >69dB OFF-isolation at 100kHz and low OFF-capacitance (160pF on drain), this minimizes crosstalk in high-density multiplexed systems such as multi-channel data loggers and ATE platforms.
Is DG406DJZ pin-compatible with older industry-standard multiplexers?
Yes - DG406DJZ is explicitly designed as a drop-in replacement for the DG506A series, sharing identical 28-pin PDIP pinout, logic interface behavior, and functional architecture. This allows direct PCB substitution without layout changes, while delivering improved specs: lower ON-resistance (<100Ω vs. >120Ω), faster switching (300ns vs. 450ns), and reduced charge injection (40pC vs. 60pC).
DG406DJZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- -
- Multiplexer/Demultiplexer Circuit:
- 16:1
- Number of Circuits:
- 1
- On-State Resistance (Max):
- 100Ohm
- Channel-to-Channel Matching (ΔRon):
- 5Ohm
- Voltage - Supply, Single (V+):
- 5V ~ 34V
- Voltage - Supply, Dual (V±):
- ±5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 200ns, 150ns
- -3db Bandwidth:
- -
- Charge Injection:
- 40pC
- Channel Capacitance (CS(off), CD(off)):
- 8pF, 160pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 28-PDIP
DG406DJZ FAQ
1.How can I place an order for DG406DJZ through Aetrix?
Please submit a Request for Quotation (RFQ) for DG406DJZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG406DJZ reliable?
The price and inventory of DG406DJZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG406DJZ is usually 5 days.
3.What payment methods are accepted for DG406DJZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG406DJZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG406DJZ?
DG406DJZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG406DJZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG406DJZ?
For technical support, including DG406DJZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG406DJZ requirements.
6.How does Aetrix verify that DG406DJZ is sourced from the original manufacturer or authorized distributors?
All DG406DJZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG406DJZ meets industry standards.
7.What is the process for return or replacement of DG406DJZ?
All DG406DJZ units undergo pre-shipment inspection (PSI). If there is an issue with DG406DJZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG406DJZ part is unused and in its original packaging.
Return procedure for DG406DJZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG406DJZ Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
