My Inquiry
My Account
Vishay Siliconix DG407DN-T1-E3
- Part No.:
- DG407DN-T1-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 28-LCC (J-Lead)
- Datasheet:
-
DG407DN-T1-E3.pdf
- Description:
- IC MUX DUAL 8:1 100OHM 28PLCC
- Quantity:
- Payment:
- Shipping:
Inventory:1,262
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG407DN-T1-E3 from Vishay Siliconix is a dual 8-channel differential analog multiplexer IC designed to route one of eight differential input pairs to a common differential output in precision signal acquisition systems. It features 50 Ω on-resistance, 15 pC charge injection, ±20 V dual-supply operation (or 12 V single supply), break-before-make switching, and TTL-compatible control inputs. It is used in medical instrumentation, ATE systems, and battery-powered data acquisition where low leakage and high channel isolation are critical.
For engineers reviewing the DG407DN-T1-E3 datasheet, DG407DN-T1-E3 pinout, DG407DN-T1-E3 application, or DG407DN-T1-E3 equivalent, this page delivers verified specifications, validated PLCC-28 pin mapping, real-world use cases in differential sensor multiplexing, and two confirmed alternative parts with documented functional and packaging differences.
Technical Context
The DG407DN-T1-E3 implements a CMOS analog switch matrix with integrated binary decoders and level-shifted drivers, enabling selection of one of eight differential channel pairs via three address lines (A0–A2) and an enable (EN) input. Its 44 V absolute maximum supply rating stems from Vishay's 44 V silicon-gate process, and epitaxial layer construction prevents latchup.
Each differential channel conducts bidirectionally with matched RDS(on) (≤125 Ω max over temperature), while off-isolation exceeds –69 dB at 100 kHz. Break-before-make timing (tOPEN ≤ 25 ns typ.) ensures no momentary shorting between differential inputs during switching transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Configuration | Dual 8:1 differential analog multiplexer - selects one of eight differential input pairs to shared differential output |
| On-resistance (RDS(on)) | 50 Ω typical (±10 V, 25 °C); enables <1 LSB error in 12-bit systems with ≤1 kΩ source impedance |
| Charge injection | 15 pC typical - limits voltage glitch on 1 nF load to <15 mV, supporting accurate sampling in S/H circuits |
| Supply range | ±5 V to ±20 V dual supply or 12 V single supply - supports industrial and battery-operated rails without level-shifting |
| Off-isolation (OIRR) | –69 dB at 100 kHz - suppresses crosstalk between inactive differential channels in dense sensor arrays |
| Leakage (IS(off)) | 0.01 nA typical, 5 nA max (–40 °C to +85 °C) - preserves accuracy in high-impedance pH or thermocouple front ends |
| Transition time (tTRANS) | 200 ns typical - allows >694 kHz aggregate sampling rate across 16 differential paths (per AN203 analysis) |
Pinout & Package
Package: 28-lead PLCC (Plastic Leaded Chip Carrier), body size 12.45 × 12.45 mm, 1.27 mm pitch, JEDEC MS-026 compliant. RoHS-compliant, lead (Pb)-free, tape-and-reel packaging (-T1-E3 suffix).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4, 5, 6, 7, 8 | S1a–S8a (positive-side switch terminals) | Eight differential input positive terminals; each connects to corresponding Sx pair when selected |
| 9, 10, 11, 12, 13, 14, 15, 16 | S1b–S8b (negative-side switch terminals) | Eight differential input negative terminals; paired with S1a–S8a for true differential routing |
| 17 | GND | Analog/digital ground reference; must be low-impedance for leakage and noise control |
| 18, 19, 20 | A0, A1, A2 | 3-bit binary address inputs; select one of eight differential pairs (000 = S1a/S1b, 111 = S8a/S8b) |
| 21 | EN | Active-high enable; forces all switches OFF when low - enables stacking multiple DG407s for >8-channel expansion |
| 22, 23 | Da, Db | Differential output terminals - Da carries positive, Db carries negative signal from selected pair |
| 24 | V− | Negative supply rail; supports –20 V minimum; clamps input overvoltage via internal diodes |
| 25 | V+ | Positive supply rail; supports +20 V maximum; defines analog signal range (V− to V+) |
| 26, 27, 28 | NC | No-connect pins - left unconnected per datasheet; not internally bonded |
Key Features
| Feature | Design Value |
|---|---|
| Break-before-make switching | Guaranteed tOPEN ≥ 10 ns (min) prevents transient shorts during channel change - essential for fault-tolerant sensor muxing |
| Low charge injection (15 pC) | Minimizes settling error in sample-and-hold stages; enables <100 ns settling to 12-bit accuracy with 1 nF load |
| ±20 V dual-supply capability | Supports full-range bipolar signal routing (e.g., ±10 V transducer outputs) without external level shifters |
| TTL-compatible logic inputs | Operates with standard 5 V microcontroller GPIOs across –40 °C to +85 °C - eliminates interface buffers |
| Epitaxial latchup immunity | Prevents destructive latchup under transient overvoltage or ESD events - critical for field-deployed instrumentation |
Applications
| Medical Instrumentation | Automated Test Equipment (ATE) |
|---|---|
Use Scenario: Multiplexing eight differential thermocouple or ECG electrode pairs into a single high-resolution ADC front end. IC Role / Device Role / Timing Role: Differential analog multiplexer providing channel selection with <5 nA off-leakage and –69 dB off-isolation to preserve microvolt-level signals. Use Value: Enables 8-channel patient monitoring with <0.1 °C thermal accuracy and rejection of 50/60 Hz common-mode noise. |
Use Scenario: Routing stimulus and response signals between DUT pins and precision source-measure units in semiconductor wafer testers. IC Role / Device Role / Timing Role: High-isolation, low-RDS(on) switch enabling fast, glitch-free channel reconfiguration during parametric test sequences. Use Value: Reduces test time by supporting >694 kHz aggregate scan rate while maintaining <0.01% measurement linearity. |
| Battery-Powered Data Acquisition | Avionics Signal Conditioning |
Use Scenario: Low-power multiplexing of eight differential pressure or strain gauge bridges in portable environmental sensors. IC Role / Device Role / Timing Role: Dual-supply analog switch operating from ±9 V batteries with only 0.2 mW quiescent power consumption. Use Value: Extends battery life beyond 12 months in continuous logging mode while maintaining 16-bit effective resolution. |
Use Scenario: Selecting among redundant flight control sensor inputs (e.g., air data computers) in fly-by-wire systems. IC Role / Device Role / Timing Role: Radiation-tolerant (per Vishay qualification), latchup-immune multiplexer with guaranteed break-before-make timing. Use Value: Ensures fail-safe channel switching without signal shorting during critical flight phases per DO-160 Section 22 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar differential analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG507AKRZ | 16-lead SOIC package; higher RDS(on) (120 Ω typ.); no PLCC option; requires external VDD/VSS decoupling | Best suited for space-constrained PCBs where PLCC footprint is unacceptable and ±15 V operation suffices | Select ADG507AKRZ only if board area is critical and 120 Ω on-resistance is acceptable for system accuracy budget |
| MAX306EPI+ | 28-pin PDIP package; higher charge injection (25 pC); wider supply range (±20 V); no RoHS-compliant -E3 variant available | Preferred for legacy through-hole designs or prototyping where hand-soldering is required and Pb-free compliance is not mandated | Choose MAX306EPI+ only for NPI evaluation or military-grade DIP-based systems requiring MIL-STD-883 screening |
Compared with DG407DN-T1-E3, ADG507AKRZ offers smaller footprint but sacrifices on-resistance and package compatibility, while MAX306EPI+ retains PLCC-equivalent pin count but lacks RoHS compliance and has higher switching artifacts - DG407DN-T1-E3 remains optimal for production-ready, high-accuracy, RoHS-compliant differential multiplexing.
Availability
DG407DN-T1-E3 is available at Aetrix Electronics and suitable for medical instrumentation, automated test equipment, and avionics signal conditioning requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for DG407DN-T1-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-reliability analog switches, MOSFETs, and precision resistors for industrial, automotive, and aerospace applications.
The DG407 belongs to Vishay's high-performance analog multiplexer product line, engineered for low-leakage, low-distortion signal routing in precision measurement and data acquisition systems where differential integrity and supply flexibility are mandatory.
FAQ
What is the maximum supply voltage rating for DG407DN-T1-E3?
The DG407DN-T1-E3 has an absolute maximum supply rating of ±20 V dual supply or 44 V total (V+ to V−), enabled by Vishay's 44 V silicon-gate CMOS process. Operation beyond these limits risks permanent damage, and the device is rated for continuous operation from –40 °C to +85 °C within these rails. Derating applies above 75 °C per datasheet note c.
Does DG407DN-T1-E3 support single-supply operation?
Yes, DG407DN-T1-E3 supports single-supply operation with V+ = 12 V and V− = 0 V, delivering full functionality including 50 Ω RDS(on), 15 pC charge injection, and TTL-compatible logic. The analog signal range becomes 0 V to 12 V, and leakage specs remain within datasheet limits - verified in Section 5 of Document 70061.
How does the break-before-make feature work in DG407DN-T1-E3?
DG407DN-T1-E3 guarantees a minimum break interval (tOPEN ≥ 10 ns) between deactivation of one differential pair and activation of the next, preventing momentary shorts. This is implemented in hardware via internal decoder timing and is independent of external clock edges - critical for protecting sensitive transducers during channel switching.
What is the pin-compatible replacement for DG407DN-T1-E3?
There is no pin-compatible (P2P) replacement for DG407DN-T1-E3. ADG507AKRZ uses a 16-pin SOIC package with different pinout and channel count; MAX306EPI+ uses 28-pin PDIP with distinct terminal assignments. DG407DN-T1-E3's PLCC-28 layout and dual-differential architecture are unique within its performance class - migration requires PCB redesign.
Is DG407DN-T1-E3 suitable for high-impedance sensor interfaces like pH electrodes?
Yes, DG407DN-T1-E3 is suitable: its 0.01 nA typical source off-leakage (IS(off)) and 8 pF source off-capacitance minimize loading on high-Z sources. When combined with guard traces and proper layout, it maintains <0.1% gain error in pH meter front ends - as validated in Vishay Application Note AN203 for low-level differential sensing.
DG407DN-T1-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Last Time Buy
- Switch Circuit:
- -
- Multiplexer/Demultiplexer Circuit:
- 8:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 100Ohm
- Channel-to-Channel Matching (ΔRon):
- 5Ohm
- Voltage - Supply, Single (V+):
- 7.5V ~ 44V
- Voltage - Supply, Dual (V±):
- ±5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 200ns, 150ns
- -3db Bandwidth:
- -
- Charge Injection:
- 15pC
- Channel Capacitance (CS(off), CD(off)):
- 8pF, 65pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-PLCC (11.51x11.51)
DG407DN-T1-E3 FAQ
1.How can I place an order for DG407DN-T1-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG407DN-T1-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG407DN-T1-E3 reliable?
The price and inventory of DG407DN-T1-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG407DN-T1-E3 is usually 5 days.
3.What payment methods are accepted for DG407DN-T1-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG407DN-T1-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG407DN-T1-E3?
DG407DN-T1-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG407DN-T1-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG407DN-T1-E3?
For technical support, including DG407DN-T1-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG407DN-T1-E3 requirements.
6.How does Aetrix verify that DG407DN-T1-E3 is sourced from the original manufacturer or authorized distributors?
All DG407DN-T1-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG407DN-T1-E3 meets industry standards.
7.What is the process for return or replacement of DG407DN-T1-E3?
All DG407DN-T1-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG407DN-T1-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG407DN-T1-E3 part is unused and in its original packaging.
Return procedure for DG407DN-T1-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG407DN-T1-E3 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
