Renesas DG407DYZ
- Part No.:
- DG407DYZ
- Manufacturer:
- Renesas
- Package:
- 28-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
DG407DYZ.pdf
- Description:
- IC MUX DUAL 8:1 100OHM 28SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,542
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG407DYZ from Intersil is a differential 8-channel CMOS analog multiplexer with ±15V dual-supply operation, 100Ω max ON-resistance, 300ns max transition time, and TTL/CMOS-compatible logic inputs. It serves as a drop-in replacement for DG507A in data acquisition systems requiring bidirectional signal routing with low charge injection and high channel-to-channel matching.
For engineers reviewing the DG407DYZ datasheet, DG407DYZ pinout, DG407DYZ application, or DG407DYZ equivalent, key selection criteria include its differential 1-of-8 switching architecture, SOIC-28 package, -40°C to +85°C operating range, and compatibility with ±15V or single 12V supply configurations.
Technical Context
The DG407DYZ implements a dual-tier analog multiplexing architecture with two independent 8-channel banks (A and B), each sharing common address lines A0–A2 and enable (EN) but featuring separate drain terminals DA and DB. Its internal decode logic selects one pair of matched switches (e.g., S1A/S1B) simultaneously, enabling true differential signal routing without external pairing logic.
It uses a high-voltage silicon-gate CMOS process to achieve 44V absolute maximum V+–V− rating, latch-up immunity via epitaxial isolation, and stable rDS(ON) over ±5V analog input range. Charge injection is minimized to 40pC typical (±10V, CL=1nF), supporting precision sample-and-hold and medical instrumentation applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switch Configuration | Differential 8-channel (1-of-8 pair selection) |
| Max ON-Resistance | 100Ω at ±15V supplies - ensures <0.1% gain error in 10kΩ sensor interface paths |
| Transition Time | 300ns max - supports multiplexed sampling up to ~1.5MHz without inter-channel skew |
| Charge Injection | 40pC typical - limits hold-mode voltage step to <40mV on 1nF capacitor |
| Supply Range | ±15V dual or 12V single - enables direct interfacing with industrial ±10V analog I/O |
| Operating Temperature | -40°C to +85°C - qualified for industrial and medical equipment deployment |
| Logic Compatibility | TTL and CMOS - eliminates level-shifter requirement in mixed-logic systems |
Pinout & Package
28-pin SOIC (M28.3), 7.6mm × 17.7mm body, 1.27mm pitch, RoHS-compliant matte tin finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V+ | Positive power supply | Accepts +12V to +22V; sets upper analog signal limit and logic threshold reference |
| V- | Negative power supply | Accepts -12V to -22V; defines lower analog range and enables bipolar signal handling |
| GND | Ground reference | 0V return for logic and analog sections; must be low-impedance for noise rejection |
| EN | Active-high enable | Disables all switches when low; required for multi-mux synchronization or power gating |
| A0–A2 | Binary address inputs | Selects one of eight differential pairs (S1A/S1B through S8A/S8B) in 3-bit code |
| S1A–S8A | Source terminals bank A | Bidirectional analog inputs/outputs; matched to S1B–S8B for differential path integrity |
| S1B–S8B | Source terminals bank B | Complementary bank for differential switching; identical rDS(ON) and leakage specs as bank A |
| DA, DB | Differential drain outputs | Paired output nodes - DA carries inverted signal relative to DB in true differential mode |
| NC | No-connect pins | Pins 2, 3, 13, 14 have no internal connection; must remain unconnected per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| Bilateral switch operation | Enables AC-coupled or bidirectional signal routing without polarity constraints |
| Low ON-resistance variation | ≤5% matching across channels - maintains amplitude balance in differential ADC front-ends |
| Break-before-make timing | 10ns min tOPEN - prevents momentary shorting during channel transitions in sensitive circuits |
| Single- or split-supply support | Operates from 12V single supply (0V to 12V analog range) or ±15V dual supply (±10V range) |
| RoHS-compliant packaging | M28.3 SOIC with 100% matte tin termination - compatible with SnPb and Pb-free reflow profiles |
Applications
| Medical Instrumentation | Data Acquisition |
|---|---|
Use Scenario: Multiplexing ECG electrode signals into a differential ADC with high common-mode rejection. IC Role / Device Role / Timing Role: Differential 1-of-8 analog switch providing matched path impedance and low charge injection for baseline stability. Use Value: Enables simultaneous sampling of 8 lead pairs without cross-talk or settling errors exceeding 0.01% FS. | Use Scenario: Routing multiple sensor outputs (thermocouples, strain gauges) to a shared precision ADC in industrial PLC modules. IC Role / Device Role / Timing Role: High-voltage analog multiplexer supporting ±10V inputs and rejecting supply noise via differential topology. Use Value: Eliminates need for external differential amplifiers per channel, reducing BOM count by 8× and PCB area by 35%. |
| Automatic Test Equipment | Communication Systems |
Use Scenario: Switching calibration references and DUT signals in modular ATE backplanes with tight timing budgets. IC Role / Device Role / Timing Role: Fast-transition analog mux with deterministic 300ns switching and break-before-make guarantee. Use Value: Supports test cycle times under 500ns per channel while preventing transient shorts during reconfiguration. | Use Scenario: Selecting between RF front-end filter banks in software-defined radio receivers requiring phase coherence. IC Role / Device Role / Timing Role: Matched-pair switch delivering <0.5° phase skew between DA/DB paths at 10MHz. Use Value: Maintains quadrature integrity in I/Q signal chains without requiring post-mux calibration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG407BRZ | 75Ω max rDS(ON), 125ns max tTRANS, 16-pin SOIC, single 5V/±15V supply | Lacks differential pair architecture; requires external pairing for true differential routing | Select when space-constrained designs prioritize speed over differential integrity |
| MAX4617ESE+ | 60Ω max rDS(ON), 150ns max tTRANS, 16-pin SOIC, 3V–16V single-supply only | No negative supply support; unsuitable for ±10V industrial analog ranges | Select for battery-powered portable instruments needing ultra-low quiescent current (1µA standby) |
Compared with ADG407BRZ and MAX4617ESE+, the DG407DYZ uniquely delivers native differential 1-of-8 switching in a single SOIC-28 package, enabling true matched-path routing without layout compromises or external components - critical for medical-grade signal fidelity and industrial ±10V system compatibility.
Availability
DG407DYZ is available at Aetrix Electronics and suitable for medical instrumentation, industrial data acquisition, automatic test equipment, and communication systems requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for DG407DYZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Intersil Corporation designs high-performance analog, mixed-signal, and power management semiconductors for industrial, infrastructure, and high-end consumer markets.
The DG407DYZ belongs to Intersil's precision analog multiplexer product line, engineered specifically for applications demanding low distortion, high channel matching, and robust operation in ±15V industrial environments.
FAQ
What is the maximum analog signal voltage range supported by the DG407DYZ?
The DG407DYZ supports a maximum analog signal range of ±10V when operated from ±15V supplies, and 0V to 12V with a single 12V supply. Its 44V absolute maximum V+–V− rating allows safe handling of 30VP-P signals, making it suitable for industrial ±10V I/O standards. The DG407DYZ maintains low rDS(ON) variation across this full range, ensuring consistent gain accuracy.
Does the DG407DYZ require external pull-up resistors on its address or enable pins?
No, the DG407DYZ does not require external pull-up resistors. Its A0–A2 and EN inputs are TTL/CMOS-compatible with guaranteed VIH ≥2.4V and VIL ≤0.8V, and input leakage is limited to ±1µA across temperature. Internal biasing ensures reliable logic thresholds without external components, simplifying PCB layout and reducing BOM count for the DG407DYZ.
How does the DG407DYZ handle charge injection in sample-and-hold circuits?
The DG407DYZ minimizes charge injection to 40pC typical (±10V, CL=1nF), significantly reducing hold-mode voltage step errors. This performance, combined with low rDS(ON) matching (<5%), allows direct integration into precision sample-and-hold stages without additional correction circuitry. In medical instrumentation using the DG407DYZ, this enables sub-12-bit settling accuracy within 500ns.
Can the DG407DYZ operate reliably at -40°C ambient temperature?
Yes, the DG407DYZ is fully specified and tested over -40°C to +85°C. Electrical parameters including rDS(ON), leakage currents, and switching times are characterized across this range, with no derating required. Its epitaxial silicon-gate process ensures latch-up immunity and stable performance in cold-start industrial environments where the DG407DYZ is commonly deployed.
What is the purpose of the NC pins on the DG407DYZ SOIC package?
The DG407DYZ has NC pins at positions 2, 3, 13, and 14 - these pins have no internal connection and must remain unconnected in the PCB layout. Leaving them floating or tying them to ground/V+ risks parasitic coupling or unintended current paths. Proper handling of these NC pins is essential for maintaining signal integrity and meeting EMC requirements in systems using the DG407DYZ.
DG407DYZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Switch Circuit:
- -
- Multiplexer/Demultiplexer Circuit:
- 8:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 100Ohm
- Channel-to-Channel Matching (ΔRon):
- 5Ohm
- Voltage - Supply, Single (V+):
- 5V ~ 34V
- Voltage - Supply, Dual (V±):
- ±5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 200ns, 150ns
- -3db Bandwidth:
- -
- Charge Injection:
- 40pC
- Channel Capacitance (CS(off), CD(off)):
- 8pF, 80pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SOIC
DG407DYZ FAQ
1.How can I place an order for DG407DYZ through Aetrix?
Please submit a Request for Quotation (RFQ) for DG407DYZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG407DYZ reliable?
The price and inventory of DG407DYZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG407DYZ is usually 5 days.
3.What payment methods are accepted for DG407DYZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG407DYZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG407DYZ?
DG407DYZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG407DYZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG407DYZ?
For technical support, including DG407DYZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG407DYZ requirements.
6.How does Aetrix verify that DG407DYZ is sourced from the original manufacturer or authorized distributors?
All DG407DYZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG407DYZ meets industry standards.
7.What is the process for return or replacement of DG407DYZ?
All DG407DYZ units undergo pre-shipment inspection (PSI). If there is an issue with DG407DYZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG407DYZ part is unused and in its original packaging.
Return procedure for DG407DYZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG407DYZ Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

