Renesas DG409DJ
- Part No.:
- DG409DJ
- Manufacturer:
- Renesas
- Package:
- 16-DIP (0.300", 7.62mm)
- Datasheet:
-
DG409DJ.pdf
- Description:
- IC SWITCH SP4T X 2 100OHM 16DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,869
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG409DJ from Renesas Electronics is a differential 4-channel CMOS analog multiplexer in 16-lead PDIP package, designed for bidirectional signal routing in precision analog systems. It features ≤100 Ω ON resistance, <250 ns transition time, ±15 V analog signal range, TTL/CMOS-compatible logic inputs, and operates from ±5 V to ±20 V dual supplies or +5 V to +34 V single supply. It serves as a drop-in upgrade for DG509A in data acquisition and audio switching.
For engineers reviewing the DG409DJ datasheet, DG409DJ pinout, DG409DJ application, or DG409DJ equivalent, key selection criteria include its differential channel architecture, low charge injection (≤20 pC), matched ON-resistance (ΔrDS(ON) ≤15 Ω), EN-controlled device enable, and Pb-free PDIP packaging suitable for through-hole wave soldering.
Technical Context
The DG409DJ implements a fully decoded 2-bit address (A1, A0) with active-low ENABLE to select one of four differential pairs (S1A/S1B–S4A/S4B → DA/DB). Its silicon-gate CMOS process eliminates latch-up and supports rail-to-rail analog operation across its full ±15 V range under ±15 V supplies.
Each switch exhibits bilateral conduction, low OFF capacitance (14 pF drain, 3 pF source), and sub-1 nA leakage at ±10 V - enabling high-accuracy sample-and-hold and low-crosstalk communication signal routing without external buffering.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ON Resistance (max) | 100 Ω at ±10 V - ensures minimal signal attenuation and gain error in precision DC-coupled paths |
| Transition Time (tTRANS) | <250 ns - supports multiplexing of signals up to ~1.5 MHz without significant edge distortion |
| Analog Signal Range | ±15 V (dual), 0–12 V (single) - accommodates industrial sensor outputs and audio line-level signals |
| Charge Injection | ≤20 pC - reduces hold-step error in sample-and-hold circuits without requiring large compensation capacitors |
| OFF Isolation | −75 dB at 100 kHz - suppresses crosstalk between unselected differential channels in dense routing |
| Supply Range | ±5 V to ±20 V or +5 V to +34 V - enables interoperability with legacy ±15 V op-amp rails and modern single-supply systems |
| Logic Compatibility | TTL/CMOS - interfaces directly with microcontrollers, FPGAs, and logic families without level-shifting |
Pinout & Package
Package: 16-lead Plastic Dual-In-Line (PDIP), JEDEC MS-001-BB, body size 0.735–0.775 inch × 0.300–0.325 inch, lead pitch 0.100 inch. RoHS-compliant Pb-free variant available as DG409DJZ.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (A0) | Address bit 0 (LSB) | Selects differential pair: 00→S1A/S1B, 01→S2A/S2B, 10→S3A/S3B, 11→S4A/S4B |
| 2 (EN) | Active-high enable input | When low, all switches open; when high, selected channel conducts bidirectionally |
| 3 (V−) | Negative power supply | Bias reference for analog path; must be ≤ V+ − 44 V and ≥ GND − 25 V |
| 4 (S1A) | Channel 1 input A | Positive-side input of first differential pair; matched to S1B for common-mode rejection |
| 5 (S2A) | Channel 2 input A | Positive-side input of second differential pair; electrically identical to S1A in ON-resistance and leakage |
| 6 (S3A) | Channel 3 input A | Positive-side input of third differential pair; shares same die layout symmetry as S1A/S2A |
| 7 (S4A) | Channel 4 input A | Positive-side input of fourth differential pair; pin placement minimizes crosstalk to DA/DB outputs |
| 8 (DA) | Differential output A | Common drain node for all A-side inputs; routed separately from DB to preserve differential integrity |
| 9 (DB) | Differential output B | Common drain node for all B-side inputs; isolated from DA by internal guard ring and physical separation |
| 10 (S4B) | Channel 4 input B | Negative-side input of fourth differential pair; complementary to S4A for balanced signal handling |
| 11 (S3B) | Channel 3 input B | Negative-side input of third differential pair; matched impedance and timing to S3A |
| 12 (S2B) | Channel 2 input B | Negative-side input of second differential pair; maintains consistent ΔrDS(ON) ≤15 Ω vs S2A |
| 13 (S1B) | Channel 1 input B | Negative-side input of first differential pair; forms true differential switch with S1A for noise rejection |
| 14 (V+) | Positive power supply | Substrate bias and analog rail; must be ≥ V− + 4.5 V for proper threshold referencing |
| 15 (GND) | Logic ground reference | Return path for digital inputs only; separate from analog signal ground in mixed-signal layouts |
| 16 (A1) | Address bit 1 (MSB) | MSB of 2-bit decode; combined with A0 to uniquely select one of four differential channels |
Key Features
| Feature | Design Value |
|---|---|
| Differential 4-channel architecture | Enables true balanced signal switching - critical for EMI-immune sensor interfaces and telecom line drivers |
| Low ON-resistance matching (ΔrDS(ON) ≤15 Ω) | Maintains amplitude balance across differential pairs, preserving common-mode rejection ratio (CMRR) in downstream amplifiers |
| Break-before-make switching | Guarantees no momentary short between channels during address transitions - prevents signal glitches in multi-source systems |
| Epitaxial isolation process | Eliminates latch-up risk even under transient overvoltage or hot-insertion conditions in industrial control environments |
| Pb-free PDIP with anneal | RoHS-compliant while retaining compatibility with SnPb wave solder processes - no reflow profile redesign required |
Applications
| Data Acquisition Systems | Audio Switching Systems |
|---|---|
Use Scenario: Multiplexing multiple thermocouple or strain gauge inputs into a single ADC channel with cold-junction compensation. IC Role / Device Role / Timing Role: Differential analog switch selecting matched sensor pairs while rejecting common-mode noise from long cable runs. Use Value: ≤20 pC charge injection prevents hold-capacitor voltage step errors; ±15 V range accommodates unamplified sensor outputs. | Use Scenario: Routing stereo line-level signals between multiple sources (CD, phono, DAC) and amplifiers in pro-audio mixers. IC Role / Device Role / Timing Role: Bidirectional differential switch maintaining signal polarity integrity and minimizing crosstalk between left/right channels. Use Value: −75 dB OFF isolation at 100 kHz suppresses inter-channel bleed; low rDS(ON) avoids tone coloration in passive summing stages. |
| Automatic Test Equipment (ATE) | Sample and Hold Circuits |
Use Scenario: Configuring stimulus/response paths between DUT pins and precision source-measure units (SMUs) in semiconductor testers. IC Role / Device Role / Timing Role: High-reliability analog switch enabling fast reconfiguration of test fixtures without relay wear or bounce artifacts. Use Value: <250 ns tTRANS supports >1 MHz test sequencing; ±20 V supply headroom allows testing of high-voltage ICs. | Use Scenario: Capturing fast transient waveforms from RF detectors or pulse generators before digitization. IC Role / Device Role / Timing Role: Low-charge-injection switch isolating hold capacitor during sampling phase to minimize aperture error. Use Value: ≤20 pC Q reduces hold-step error to <1 LSB for 16-bit systems using 10 nF hold capacitors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG409BRZ | 44 V max supply rating; higher typical ON resistance (120 Ω); SOIC-16 only | Supports wider supply range but lacks PDIP option; higher rDS(ON) increases gain error in precision DC paths | Choose ADG409BRZ only if >±20 V operation is required and SOIC footprint is acceptable |
| MAX4054EPP | Single-supply only (2.7–12 V); 4-channel single-ended; no differential outputs | Not suitable for balanced signal routing; limited to low-voltage portable instrumentation | Select MAX4054EPP only for battery-powered, single-ended 0–5 V signal switching where size and quiescent current are critical |
Compared with ADG409BRZ and MAX4054EPP, the DG409DJ uniquely delivers differential 4-channel switching in through-hole PDIP with ±20 V capability and guaranteed ≤100 Ω ON resistance - making it optimal for industrial data acquisition and legacy test equipment upgrades.
Availability
DG409DJ is available at Aetrix Electronics and suitable for data acquisition systems, audio switching systems, and automatic test equipment requiring stable component supply and long-term obsolescence management.
Supply support for DG409DJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, infrastructure, and IoT applications.
The DG409DJ belongs to Renesas' precision analog multiplexer product line, engineered for high-fidelity signal routing in measurement, test, and control systems where channel matching, low leakage, and robust supply flexibility are essential.
FAQ
What is the maximum allowable supply voltage difference for the DG409DJ?
The DG409DJ supports a maximum V+ to V− differential of 44 V. This allows operation from ±5 V to ±20 V dual supplies or +5 V to +34 V single supply. Exceeding 44 V risks permanent damage, as confirmed in the Absolute Maximum Ratings table on page 4 of FN3283 Rev 8.00. The DG409DJ must also observe GND-to-V− limits (≤25 V) and input voltage clamping constraints.
Does the DG409DJ support true differential signal switching?
Yes, the DG409DJ implements four independent differential switch pairs (S1A/S1B → DA/DB, etc.), each with matched ON-resistance (ΔrDS(ON) ≤15 Ω) and symmetrical layout. Its pinout separates A-side and B-side inputs and provides dedicated DA and DB outputs - enabling balanced signal routing without external inversion or coupling components. This is distinct from single-ended multiplexers like the DG408DJ.
Can the DG409DJ be used with single-supply systems?
Yes, the DG409DJ operates from a single +5 V to +34 V supply. When V− = 0 V, its analog signal range is 0–12 V (per page 5, single-supply test conditions). Logic thresholds remain TTL/CMOS-compatible, and leakage currents stay below 5 nA. However, the full ±15 V range and lowest ON-resistance (40 Ω typ.) require dual ±15 V supplies as specified in the primary electrical characteristics table.
What is the purpose of the ENABLE (EN) pin on the DG409DJ?
The EN pin on the DG409DJ is an active-high digital input that globally enables or disables all internal analog switches. When EN = 0 V, all channels remain open regardless of address inputs (A0/A1), providing hardware-level isolation. When EN = 2.4 V minimum, channel selection resumes. Its turn-on/off times (<150 ns) allow synchronized gating of analog paths in time-critical systems like burst-mode data loggers.
Is the DG409DJ pin-compatible with the DG509A it replaces?
Yes, the DG409DJ is a drop-in replacement for the DG509A, sharing identical 16-pin PDIP footprint, pin functions, and logic-level compatibility. Key improvements - including lower ON resistance (<100 Ω vs. ~200 Ω), faster switching (<250 ns vs. ~500 ns), and reduced charge injection - require no PCB changes. The DG409DJ maintains the same truth table and absolute maximum ratings, enabling direct substitution in legacy designs.
DG409DJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- SP4T
- Multiplexer/Demultiplexer Circuit:
- 4:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 100Ohm
- Channel-to-Channel Matching (ΔRon):
- 15Ohm (Max)
- Voltage - Supply, Single (V+):
- 5V ~ 34V
- Voltage - Supply, Dual (V±):
- ±5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 150ns, 150ns
- -3db Bandwidth:
- -
- Charge Injection:
- 20pC
- Channel Capacitance (CS(off), CD(off)):
- 3pF, 14pF
- Current - Leakage (IS(off)) (Max):
- 500pA
- Crosstalk:
- -
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 16-PDIP
DG409DJ FAQ
1.How can I place an order for DG409DJ through Aetrix?
Please submit a Request for Quotation (RFQ) for DG409DJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG409DJ reliable?
The price and inventory of DG409DJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG409DJ is usually 5 days.
3.What payment methods are accepted for DG409DJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG409DJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG409DJ?
DG409DJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG409DJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG409DJ?
For technical support, including DG409DJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG409DJ requirements.
6.How does Aetrix verify that DG409DJ is sourced from the original manufacturer or authorized distributors?
All DG409DJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG409DJ meets industry standards.
7.What is the process for return or replacement of DG409DJ?
All DG409DJ units undergo pre-shipment inspection (PSI). If there is an issue with DG409DJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG409DJ part is unused and in its original packaging.
Return procedure for DG409DJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG409DJ Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

