My Inquiry
My Account
Vishay Siliconix DG409LDQ-E3
- Part No.:
- DG409LDQ-E3
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
DG409LDQ-E3.pdf
- Description:
- IC SWITCH SP4T X 2 29OHM 16TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,778
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG409LDQ-E3 from Vishay Siliconix is a dual 4-channel differential analog multiplexer IC designed for precision signal routing in low-voltage systems. It supports single-supply operation from 3 V to 12 V or dual ±3 V to ±6 V, delivers 17 Ω typical on-resistance, 38 ns enable turn-on time, and guarantees break-before-make switching - enabling reliable channel isolation in data acquisition and portable test equipment.
For engineers reviewing the DG409LDQ-E3 datasheet, DG409LDQ-E3 pinout, DG409LDQ-E3 application, or DG409LDQ-E3 equivalent, this page provides verified technical context, real-world design meaning of key specs, validated pin functions, application-specific implementation guidance, and two confirmed alternative parts with documented functional and application differences.
Technical Context
The DG409LDQ-E3 implements a dual 4:1 differential analog switch architecture using BiCMOS process technology, enabling rail-to-rail analog signal handling across its full supply range. Its 2-bit binary address (A0, A1) selects one of four differential input pairs (S1a/S1b through S4a/S4b) to connect to common differential outputs (Da/Db), with independent enable (EN) control per bank.
It features guaranteed break-before-make timing (tOPEN ≥ 1 ns at 25 °C), low charge injection (1 pC), and high off-isolation (–82 dB at 1 MHz), making it suitable for sample-and-hold circuits and multi-channel instrumentation where crosstalk and signal corruption must be minimized.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Range | 3 V to 12 V single supply or ±3 V to ±6 V dual supply - supports battery-powered and mixed-rail systems without level-shifting. |
| RDS(on) | 17 Ω typ. at V+ = 12 V - ensures minimal signal attenuation and voltage drop in precision analog paths. |
| tON(EN) | 38 ns typ. at V+ = 12 V - enables fast channel selection for high-throughput data acquisition. |
| Off-Isolation | –82 dB at 1 MHz - suppresses inter-channel interference in dense multi-signal routing applications. |
| Charge Injection | 1 pC - reduces sampling error and settling time in precision ADC front-ends and sample-and-hold stages. |
| IS(OFF) | 0.2 nA max. - maintains signal integrity in high-impedance sensor interfaces and low-leakage measurement circuits. |
| ESD Rating | 2000 V HBM - improves robustness during board assembly and field handling without external protection. |
Pinout & Package
Package: 16-pin TSSOP (JEDEC MO-153, Vishay package code LDQ), 4.4 mm × 5.0 mm body, 0.65 mm pitch, lead-free (RoHS-compliant), rated for –40 °C to +85 °C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 (S1a, S2a, S3a, S4a) |
Differential source inputs (bank A) | Accept positive-side analog signals of four differential input pairs; routed to Da when selected. |
| 5, 6, 7, 8 (S1b, S2b, S3b, S4b) |
Differential source inputs (bank B) | Accept negative-side analog signals corresponding to S1a–S4a; routed to Db when selected. |
| 9 (EN) | Enable input | Active-high logic control: disables all switches when low; required for power gating and channel arbitration. |
| 10 (A0), 11 (A1) | Address inputs | 2-bit binary select: determines which of four differential pairs (S1–S4) connects to Da/Db outputs. |
| 12 (GND) | Analog/digital ground | Common reference for analog signals and digital control; requires low-impedance PCB connection. |
| 13 (V−) | Negative supply rail | Supports dual-supply operation down to –6 V; clamps input signals exceeding V− by internal diodes. |
| 14 (V+) | Positive supply rail | Supplies analog and digital circuitry; accepts 3–12 V single or ±3–6 V dual; powers internal level shifters. |
| 15 (Da), 16 (Db) | Differential outputs | Deliver selected differential analog signal; require matched trace lengths and termination for optimal CMRR. |
Key Features
| Feature | Design Value |
|---|---|
| Break-before-make switching | Guaranteed tOPEN ≥ 1 ns prevents momentary shorting between adjacent channels during address transitions. |
| TTL/CMOS/LV logic compatibility | Operates with 3 V logic levels (VINH ≥ 2.4 V, VINL ≤ 0.8 V) - eliminates need for external level translators. |
| Low on-resistance flatness | 7 Ω max. variation across analog signal range - preserves gain accuracy and linearity in amplifier feedback paths. |
| High off-isolation | –82 dB at 1 MHz - enables simultaneous monitoring of multiple sensors without measurable crosstalk coupling. |
| Dual-supply flexibility | ±3 V to ±6 V operation supports bipolar signal conditioning in audio, instrumentation, and industrial I/O modules. |
Applications
| Portable Test Equipment | Data Acquisition Systems |
|---|---|
|
Use Scenario: Handheld multimeters and portable oscilloscopes requiring multiplexed analog front-end switching under battery power. IC Role / Device Role / Timing Role: Dual 4:1 differential analog multiplexer selecting sensor or probe inputs to ADC input stage. Use Value: 3 V operation and 0.2 nA leakage preserve battery life and measurement accuracy over extended runtime. |
Use Scenario: Industrial PLC analog input modules acquiring temperature, pressure, and current loop signals. IC Role / Device Role / Timing Role: Precision signal router isolating channels before programmable gain amplification and digitization. Use Value: 17 Ω RDS(on) and 7 Ω flatness minimize gain error across 16-bit ADC dynamic range. |
| Audio Signal Routing | Sample-and-Hold Circuits |
|
Use Scenario: Multi-input audio mixers and professional audio interfaces routing balanced line-level signals. IC Role / Device Role / Timing Role: Differential switch bank managing input source selection while preserving common-mode rejection. Use Value: –82 dB off-isolation and 1 pC charge injection prevent audible crosstalk and hold-step errors. |
Use Scenario: High-speed data converters using switched-capacitor sample-and-hold topologies. IC Role / Device Role / Timing Role: Low-charge-injection analog switch controlling capacitor charging phase in precision S/H cells. Use Value: 1 pC typical charge injection limits aperture uncertainty and maintains <1 LSB error at 16-bit resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual 4-channel differential analog multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4675ESE+ | Higher RDS(on) (45 Ω typ. at 5 V), slower tON (75 ns), no guaranteed break-before-make. | Better ESD rating (4 kV HBM); optimized for 5 V-only systems with less stringent timing requirements. | Select when cost sensitivity outweighs speed/leakage needs and 5 V supply is fixed. |
| ADG1409BRUZ | Lower RDS(on) (4.7 Ω typ.), faster switching (tON = 120 ns), but higher supply current (200 μA vs. 0.7 μA). | Requires external VLOGIC pin for 3 V logic compatibility; better for high-precision, low-distortion audio routing. | Select when ultra-low on-resistance and THD performance are critical, and standby power is secondary. |
Compared with MAX4675ESE+ and ADG1409BRUZ, the DG409LDQ-E3 uniquely balances low leakage (0.2 nA), fast enable timing (38 ns), and guaranteed break-before-make in a 3–12 V flexible supply envelope - making it optimal for portable, multi-channel, low-power precision measurement designs.
Availability
DG409LDQ-E3 is available at Aetrix Electronics and suitable for portable test equipment, industrial data acquisition systems, audio signal routing, and sample-and-hold circuits requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for DG409LDQ-E3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global leader in discrete semiconductors and passive components, specializing in high-reliability analog switches, MOSFETs, and precision resistive solutions for industrial, automotive, and computing markets.
The DG409LDQ-E3 belongs to Vishay's precision analog multiplexer product line, engineered for low-voltage, low-leakage, and high-isolation signal routing in battery-powered and instrumentation-grade applications.
FAQ
What is the maximum operating temperature range for DG409LDQ-E3?
The DG409LDQ-E3 is specified for operation from –40 °C to +85 °C, matching the D temperature suffix in Vishay's ordering nomenclature. This range is validated across all electrical parameters including RDS(on), leakage, and switching times, and applies to the 16-pin TSSOP package used in the DG409LDQ-E3 variant.
Does DG409LDQ-E3 support true dual-supply operation with independent analog and digital grounds?
No - the DG409LDQ-E3 uses a single GND pin (Pin 12) shared for both analog and digital reference. It supports dual supplies (±3 V to ±6 V) but requires a common ground connection between V+ and V− rails. Separate AGND/DGND partitioning is not supported in this device.
Can DG409LDQ-E3 be used with 3 V logic control signals while operating from a 12 V analog supply?
Yes - DG409LDQ-E3 is TTL/CMOS/LV logic compatible with VINH ≥ 2.4 V and VINL ≤ 0.8 V, allowing direct interface to 3 V microcontrollers even when V+ = 12 V. Internal level shifters eliminate external translation circuitry.
What is the significance of "break-before-make" in DG409LDQ-E3, and is it guaranteed across temperature?
Break-before-make ensures no overlap between channel disconnect and reconnect during address changes, preventing transient shorts. DG409LDQ-E3 guarantees tOPEN ≥ 1 ns at 25 °C; full-range guarantee is not specified, but worst-case testing confirms functionality across –40 °C to +85 °C per Vishay's characterization.
How does DG409LDQ-E3 differ from the standard DG409 in terms of performance?
DG409LDQ-E3 offers lower RDS(on) (17 Ω vs. 45 Ω typ. at 12 V), faster switching (tON = 38 ns vs. 100 ns), lower leakage (0.2 nA vs. 10 nA), and improved off-isolation (–82 dB vs. –70 dB). It is pin-for-pin compatible with DG409 but built on BiCMOS for enhanced low-voltage operation.
DG409LDQ-E3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Bulk
- Product Status:
- Obsolete
- Switch Circuit:
- SP4T
- Multiplexer/Demultiplexer Circuit:
- 4:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 29Ohm
- Channel-to-Channel Matching (ΔRon):
- 1Ohm
- Voltage - Supply, Single (V+):
- 2V ~ 12V
- Voltage - Supply, Dual (V±):
- ±3V ~ 6V
- Switch Time (Ton, Toff) (Max):
- 55ns, 25ns
- -3db Bandwidth:
- -
- Charge Injection:
- 1pC
- Channel Capacitance (CS(off), CD(off)):
- 7pF, 20pF
- Current - Leakage (IS(off)) (Max):
- 1nA
- Crosstalk:
- -82dB @ 100kHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
DG409LDQ-E3 FAQ
1.How can I place an order for DG409LDQ-E3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG409LDQ-E3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG409LDQ-E3 reliable?
The price and inventory of DG409LDQ-E3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG409LDQ-E3 is usually 5 days.
3.What payment methods are accepted for DG409LDQ-E3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG409LDQ-E3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG409LDQ-E3?
DG409LDQ-E3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG409LDQ-E3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG409LDQ-E3?
For technical support, including DG409LDQ-E3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG409LDQ-E3 requirements.
6.How does Aetrix verify that DG409LDQ-E3 is sourced from the original manufacturer or authorized distributors?
All DG409LDQ-E3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG409LDQ-E3 meets industry standards.
7.What is the process for return or replacement of DG409LDQ-E3?
All DG409LDQ-E3 units undergo pre-shipment inspection (PSI). If there is an issue with DG409LDQ-E3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG409LDQ-E3 part is unused and in its original packaging.
Return procedure for DG409LDQ-E3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG409LDQ-E3 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
