My Inquiry
My Account
Vishay Siliconix DG409LEDY-T1-GE3
- Part No.:
- DG409LEDY-T1-GE3
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG409LEDY-T1-GE3.pdf
- Description:
- IC SWITCH SP4T X 2 23OHM 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:9,650
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG409LEDY-T1-GE3 from Vishay Siliconix is a dual 4-channel differential analog multiplexer designed to route one of four differential input pairs to a common dual output under 2-bit binary address control (A0, A1). It operates on single supplies (3 V to 16 V) or dual supplies (±3 V to ±8 V), features 15 Ω typical on-resistance, 72 ns max enable turn-on time, and break-before-make switching-ideal for precision data acquisition in medical instrumentation and automated test equipment.
For engineers reviewing the DG409LEDY-T1-GE3 datasheet, DG409LEDY-T1-GE3 pinout, DG409LEDY-T1-GE3 application, or DG409LEDY-T1-GE3 equivalent, key selection criteria include guaranteed break-before-make timing, differential channel isolation (-109 dB crosstalk at 100 kHz), low charge injection (-10 pC), RoHS-compliant SOIC-16 packaging, and compatibility with TTL/CMOS/LV logic interfaces across -40 °C to +85 °C.
Technical Context
The DG409LEDY-T1-GE3 implements dual independent 4:1 differential switch arrays with separate S1a/S1b through S4a/S4b source terminals and Da/Db drain outputs. Its internal voltage regulator powers logic circuitry, enabling stable operation across wide supply ranges while minimizing quiescent current (6 μA max).
Switching is controlled by TTL/CMOS-compatible digital inputs (A0, A1, EN), with guaranteed break-before-make action preventing momentary shorting between adjacent channels. All analog paths support rail-to-rail signal swing up to ±5 V (dual supply) or 0–12 V (single supply), and leakage is limited to ±5 nA over temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Configuration | Dual 4:1 differential analog multiplexer - routes two independent signal paths simultaneously |
| On-resistance | 15 Ω typ. at ±5 V dual supply - ensures minimal signal attenuation and gain error in precision measurement paths |
| Switching speed | tON(EN) = 72 ns max - enables high-throughput channel scanning in data acquisition systems |
| Crosstalk | -109 dB at 100 kHz - maintains signal integrity between active and inactive differential channels |
| Charge injection | -10 pC - reduces settling error and offset drift in sample-and-hold and ADC front-end circuits |
| Supply range | Single: 3 V to 16 V; Dual: ±3 V to ±8 V - supports battery-powered and industrial rail-flexible designs |
| Leakage current | ±5 nA max. (off-state) - preserves accuracy in high-impedance sensor interfaces and medical bio-potential monitoring |
Pinout & Package
Package: 16-pin narrow SOIC (SO-16), 6.4 mm × 10.0 mm body, 1.27 mm pitch, RoHS-compliant lead-free finish (-GE3), tape-and-reel packaging (-T1).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 S1a, S2a, S3a, S4a | Differential source inputs (Channel 1–4, side A) | Accept analog inputs paired with corresponding Sx-b pins; bidirectional conduction path when selected |
| 5, 6, 7, 8 S1b, S2b, S3b, S4b | Differential source inputs (Channel 1–4, side B) | Complete differential pair with Sx-a pins; required for balanced signal routing and noise rejection |
| 9 EN | Enable input | Active-high logic control: disables all switches when low, resets device for stacking or power gating |
| 10, 11 A0, A1 | Binary address inputs | Select one of four differential channels (00–11); TTL/CMOS/LV compatible over full temperature range |
| 12, 13 GND, V− | Ground and negative supply | V− sets lower analog rail; GND is logic reference - may be tied together in single-supply mode |
| 14, 15 V+, Da | Positive supply and drain output A | V+ powers analog and regulated logic; Da carries selected side-A signal to system |
| 16 Db | Drain output B | Carries selected side-B signal; completes differential output pair with Da for noise-immune transmission |
Key Features
| Feature | Design Value |
|---|---|
| Break-before-make switching | Guaranteed interval prevents transient shorting between adjacent differential channels during address changes |
| Internal logic regulator | Reduces total supply current to 6 μA max., enabling ultra-low-power operation in portable healthcare devices |
| Dual- and single-supply operation | Eliminates need for external level-shifting circuitry when interfacing with mixed-voltage microcontrollers or FPGAs |
| Rail-to-rail analog signal range | Supports full-scale signals from V− to V+ (e.g., ±5 V or 0–12 V), preserving dynamic range in sensor front-ends |
| ESD protection | ±2.5 kV HBM rating - enhances robustness during PCB handling and system integration |
Applications
| Medical Bio-Potential Monitoring | Automated Test Equipment (ATE) |
|---|---|
Use Scenario: Routing ECG/EEG electrode pairs to a differential ADC in a portable patient monitor. IC Role / Device Role / Timing Role: Dual 4:1 differential multiplexer selecting among multiple lead configurations while maintaining CMRR and low noise. Use Value: -109 dB crosstalk and ±5 nA leakage preserve microvolt-level signal fidelity; 15 Ω RDS(on) minimizes gain error in high-impedance biopotential paths. | Use Scenario: Switching calibration references and DUT signals into a precision multimeter's measurement engine. IC Role / Device Role / Timing Role: High-speed, low-leakage analog switch enabling rapid channel sequencing without cross-coupling artifacts. Use Value: 72 ns tON(EN) supports >10 kSPS scanning; break-before-make prevents reference contamination during reconfiguration. |
| Data Acquisition Systems | Industrial Process Control |
Use Scenario: Multiplexing thermocouple, RTD, and voltage inputs to a shared sigma-delta ADC in an environmental logger. IC Role / Device Role / Timing Role: Rail-to-rail analog switch supporting bipolar (±5 V) and unipolar (0–12 V) sensor outputs with matched on-resistance. Use Value: 15 Ω RDS(on) matching (ΔRDS ≤ 3 Ω) ensures consistent gain across channels; low charge injection avoids ADC input step errors. | Use Scenario: Isolating analog feedback loops in PLC I/O modules where multiple sensors share a single conditioning path. IC Role / Device Role / Timing Role: Low-leakage, high-isolation switch enabling safe hot-swap of field transmitters without disturbing control stability. Use Value: -87 dB off-isolation at 100 kHz suppresses interference from adjacent 4–20 mA loops; SOIC package supports conformal coating for harsh environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual differential multiplexer applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADG409BRZ | Higher on-resistance (24 Ω typ.), slower switching (tON = 100 ns), no internal logic regulator | Requires external logic supply; less suitable for battery-powered systems with strict current budgets | Preferred where legacy ADI footprint compatibility is required and power consumption is secondary |
| MAX4692ESE+ | Lower on-resistance (12 Ω typ.), higher leakage (±20 nA), no break-before-make guarantee | Not recommended for high-precision medical or metrology use due to unguaranteed switching overlap | Chosen for cost-sensitive industrial controls where leakage and timing margins are relaxed |
Compared with ADG409BRZ and MAX4692ESE+, DG409LEDY-T1-GE3 delivers superior leakage performance (±5 nA vs. ±20 nA), guaranteed break-before-make timing critical for fault-tolerant systems, and integrated logic regulation that eliminates a dedicated 5 V rail-reducing BOM count and layout complexity in portable instrumentation.
Availability
DG409LEDY-T1-GE3 is available at Aetrix Electronics and suitable for medical instrumentation, automated test equipment, and industrial data acquisition systems requiring stable component supply, long-term lifecycle support, and RoHS-compliant manufacturing.
Supply support for DG409LEDY-T1-GE3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete semiconductors, analog switches, and precision passive components, with emphasis on reliability, thermal performance, and high-volume manufacturability.
The DG409LE product line is engineered for high-fidelity analog signal routing in demanding applications including portable healthcare, test instrumentation, and industrial process control-prioritizing low distortion, rail-to-rail operation, and guaranteed switching behavior.
FAQ
What is the maximum operating temperature range for DG409LEDY-T1-GE3?
The DG409LEDY-T1-GE3 is rated for continuous operation from -40 °C to +85 °C ambient temperature, as confirmed in the Absolute Maximum Ratings table and validated across all electrical specifications in the D-suffix temperature grade. This range supports deployment in industrial enclosures and portable medical devices without derating.
Does DG409LEDY-T1-GE3 require external level-shifting when used with 3.3 V microcontrollers?
No. DG409LEDY-T1-GE3 accepts 3.3 V logic levels directly: its VINL is specified down to 0.6 V and VINH up to 2.4 V at 3 V supply, making it fully compatible with standard 3.3 V CMOS and LV logic without external translators. The internal regulator ensures logic thresholds remain stable across supply variations.
Can DG409LEDY-T1-GE3 operate with V− tied to GND in single-supply mode?
Yes. DG409LEDY-T1-GE3 supports true single-supply operation with V− = GND and V+ = 3 V to 16 V. In this configuration, the analog signal range is 0 V to V+, and all digital inputs remain functional. The datasheet explicitly confirms this in the "Digital Control" section and ordering table notes.
What is the significance of the "-GE3" suffix in DG409LEDY-T1-GE3?
The "-GE3" suffix indicates the part is lead (Pb)-free and RoHS-compliant per EU Directive 2011/65/EU, with matte tin plating on the SOIC leads. It replaces standard SnPb finishes and is verified per Vishay's material categorization document #99912. The "-T1" denotes tape-and-reel packaging (2500 units/reel).
How does the break-before-make timing of DG409LEDY-T1-GE3 prevent signal corruption?
DG409LEDY-T1-GE3 guarantees a minimum tOPEN (break interval) of 1 ns, ensuring all previously selected channels fully disconnect before any new channel connects. This eliminates momentary shorts between differential inputs-critical for avoiding transient voltage spikes, ground bounce, or reference contamination in sensitive measurement paths.
DG409LEDY-T1-GE3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Circuit:
- SP4T
- Multiplexer/Demultiplexer Circuit:
- 4:1
- Number of Circuits:
- 2
- On-State Resistance (Max):
- 23Ohm
- Channel-to-Channel Matching (ΔRon):
- 1Ohm
- Voltage - Supply, Single (V+):
- 3V ~ 16V
- Voltage - Supply, Dual (V±):
- ±3.3V ~ 8V
- Switch Time (Ton, Toff) (Max):
- 72ns, 47ns
- -3db Bandwidth:
- -
- Charge Injection:
- -10pC
- Channel Capacitance (CS(off), CD(off)):
- 5.5pF, 13.5pF
- Current - Leakage (IS(off)) (Max):
- 1nA
- Crosstalk:
- -109dB @ 100kHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG409LEDY-T1-GE3 FAQ
1.How can I place an order for DG409LEDY-T1-GE3 through Aetrix?
Please submit a Request for Quotation (RFQ) for DG409LEDY-T1-GE3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG409LEDY-T1-GE3 reliable?
The price and inventory of DG409LEDY-T1-GE3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG409LEDY-T1-GE3 is usually 5 days.
3.What payment methods are accepted for DG409LEDY-T1-GE3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG409LEDY-T1-GE3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG409LEDY-T1-GE3?
DG409LEDY-T1-GE3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG409LEDY-T1-GE3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG409LEDY-T1-GE3?
For technical support, including DG409LEDY-T1-GE3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG409LEDY-T1-GE3 requirements.
6.How does Aetrix verify that DG409LEDY-T1-GE3 is sourced from the original manufacturer or authorized distributors?
All DG409LEDY-T1-GE3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG409LEDY-T1-GE3 meets industry standards.
7.What is the process for return or replacement of DG409LEDY-T1-GE3?
All DG409LEDY-T1-GE3 units undergo pre-shipment inspection (PSI). If there is an issue with DG409LEDY-T1-GE3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG409LEDY-T1-GE3 part is unused and in its original packaging.
Return procedure for DG409LEDY-T1-GE3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG409LEDY-T1-GE3 Tags
-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments
-
SN74LVC1G3157DSFR
Texas Instruments
-
1P1G3157QDCKRQ1
Texas Instruments
-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments
-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
