Renesas DG412DYZ-T
- Part No.:
- DG412DYZ-T
- Manufacturer:
- Renesas
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG412DYZ-T.pdf
- Description:
- IC SWITCH SPST-NOX4 35OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,341
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG412DYZ-T from Renesas Electronics is a monolithic quad SPST CMOS analog switch with TTL/CMOS-compatible digital inputs, 35Ω max ON-resistance, 175ns max tON, and ±20V dual-supply or +5V to +44V single-supply operation. It serves as a drop-in replacement for DG212 in precision signal routing applications such as data acquisition front-ends and sample-and-hold circuits.
For engineers reviewing the DG412DYZ-T datasheet, DG412DYZ-T pinout, DG412DYZ-T application, or DG412DYZ-T equivalent, key selection criteria include its negative-logic control architecture (logic "0" = ON), low 5pC typical charge injection, bilateral signal handling up to ±15V analog range, and SOIC-16 Pb-free RoHS-compliant packaging suitable for automated SMT assembly.
Technical Context
The DG412DYZ-T implements four independent SPST switches using a high-voltage silicon-gate CMOS process with epitaxial isolation to prevent latch-up. Its negative logic control (INx = 0V → ON) distinguishes it from the DG411 series and enables direct interface with open-collector or active-low enable systems.
Each switch supports bidirectional analog signals with matched ON-resistance flatness across ±15V input range and exhibits <0.4nA typical channel ON leakage at 25°C. The VL pin provides dedicated logic reference decoupling, isolating digital switching noise from analog paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ON-Resistance (Max) | 35Ω - Ensures minimal signal attenuation and gain error in precision instrumentation paths |
| Turn-On Time (Max) | 175ns - Supports multiplexing of signals up to ~2MHz without significant settling delay |
| Charge Injection (Typ) | 5pC - Reduces voltage step errors in sample-and-hold and ADC driver stages |
| Analog Signal Range | ±15V - Enables full-rail operation with ±15V op-amp supplies or 0–12V single-supply systems |
| Supply Voltage Range | ±5V to ±20V or +5V to +44V - Compatible with industrial sensor interfaces and legacy ±15V systems |
| Logic Compatibility | TTL/CMOS - Interfaces directly with microcontrollers, FPGAs, and logic families without level-shifting |
| OFF Isolation (Typ) | 68dB at 1MHz - Suppresses crosstalk between adjacent channels in multi-channel DAQ systems |
Pinout & Package
Package: 16-lead SOIC (150 mil), RoHS-compliant Pb-free with matte tin terminations, JEDEC MS-012-AC compliant, body dimensions 9.80 × 3.80 × 1.75 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 8, 9, 16 (IN1–IN4) | Digital Control Input | Negative logic: 0.8V max = switch ON; requires external pull-up or active-low driver |
| 2, 15, 10, 7 (D1–D4) | Drain (Output) | Bidirectional terminal; connects to load or downstream circuitry; no polarity constraint |
| 3, 14, 11, 6 (S1–S4) | Source (Input) | Bidirectional terminal; connects to signal source; matched impedance with drain pins |
| 4 (V−) | Negative Supply Rail | Reference for negative analog swing; must be decoupled locally for noise immunity |
| 5 (GND) | Logic Ground | Return path for digital inputs only; separate from analog ground in mixed-signal layouts |
| 12 (VL) | Logic Reference Voltage | Accepts 0.3V below GND to V+ +0.3V; typically tied to 5V for TTL compatibility |
| 13 (V+) | Positive Supply Rail | Substrate connection; sets upper analog rail limit and powers internal bias networks |
Key Features
| Feature | Design Value |
|---|---|
| Drop-in DG212 replacement | Pin- and function-compatible upgrade with lower ON-resistance and faster switching |
| Low charge injection (5pC typ) | Minimizes hold-step error in precision sample-and-hold amplifiers without external correction |
| Latch-up immune process | Epitaxial layer prevents destructive latch-up under transient overvoltage or ESD stress |
| Bilateral signal routing | Identical ON-resistance and capacitance in both directions supports AC-coupled and bidirectional buses |
| Pb-free + anneal construction | RoHS-compliant matte tin finish compatible with SnPb and Pb-free reflow profiles per J-STD-020 |
Applications
| Audio Switching | Data Acquisition |
|---|---|
Use Scenario: Routing line-level stereo signals between multiple codecs, DACs, or amplifier inputs in professional audio mixers. IC Role / Device Role / Timing Role: Quad SPST analog switch providing isolated channel selection with <85dB crosstalk suppression. Use Value: Maintains wide dynamic range (>110dB SNR) by minimizing signal path distortion and inter-channel coupling. | Use Scenario: Multiplexing sensor outputs (thermocouples, strain gauges) into a shared 16-bit SAR ADC front-end. IC Role / Device Role / Timing Role: Precision analog switch enabling sequential sampling with <5pC charge injection and ±15V common-mode range. Use Value: Eliminates hold capacitor reset errors and preserves DC accuracy across all 4 input channels. |
| Sample and Hold Circuits | Communication Systems |
Use Scenario: Fast-settling track-and-hold stage preceding high-speed ADCs in radar pulse processing. IC Role / Device Role / Timing Role: Low-tON (110ns typ) switch capturing nanosecond-scale RF envelope peaks with minimal aperture jitter. Use Value: Enables accurate amplitude measurement of short-duration pulses without droop-induced measurement drift. | Use Scenario: Signal path selection in TDD transceivers for antenna switching between RX and TX chains. IC Role / Device Role / Timing Role: High-isolation (68dB typ) analog switch isolating sensitive LNA inputs during PA transmit bursts. Use Value: Prevents desensitization and self-jamming by suppressing TX leakage into RX path during switching transitions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4612ESE+ | Quad SPST, positive logic (IN=1→ON), 35Ω max rDS(ON), 125ns max tON, SOIC-16 | Requires logic inversion for DG412DYZ-T drop-in use; slightly faster switching but higher charge injection (15pC) | Select when system uses active-high control and timing margin is critical over charge error |
| ADG1412BRUZ | Quad SPST, positive logic, 1.8Ω max rDS(ON), 120ns max tON, TSSOP-16, ±15V rating | Lower ON-resistance improves THD in audio paths but requires PCB redesign due to different footprint and logic polarity | Choose for ultra-low distortion audio or high-precision instrumentation where layout change is acceptable |
Compared with MAX4612ESE+ and ADG1412BRUZ, the DG412DYZ-T offers unique negative-logic compatibility, proven latch-up immunity in harsh environments, and seamless DG212 replacement capability-making it optimal for legacy industrial upgrades and mixed-voltage systems requiring robust analog signal routing without logic translation.
Availability
DG412DYZ-T is available at Aetrix Electronics and suitable for data acquisition systems, sample-and-hold circuits, and communication infrastructure requiring stable component supply across extended temperature ranges (–40°C to +85°C).
Supply support for DG412DYZ-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog power, and connectivity solutions for automotive, industrial, and IoT applications.
The DG412DYZ-T belongs to Renesas' legacy high-voltage analog switch product line, engineered for reliability in industrial test equipment, medical instrumentation, and avionics signal conditioning where latch-up immunity and wide supply range are critical.
FAQ
What is the logic polarity of the DG412DYZ-T control inputs?
The DG412DYZ-T uses negative logic: a logic "0" (≤0.8V) turns each switch ON, while a logic "1" (≥2.4V) turns it OFF. This matches the DG212 family and simplifies integration with open-collector drivers or systems requiring active-low enable signals. The DG412DYZ-T datasheet specifies this behavior in the Truth Table on page 2, confirming identical logic polarity across all four INx pins.
Can the DG412DYZ-T operate from a single +12V supply?
Yes, the DG412DYZ-T supports single-supply operation from +5V to +44V. For +12V use, connect V+ (pin 13) to +12V, V− (pin 4) to 0V (ground), and VL (pin 12) to +5V for TTL compatibility. Analog signals may swing from 0V to +12V, and the DG412DYZ-T maintains ≤80Ω max ON-resistance under these conditions per page 5 of the datasheet.
What is the maximum analog signal voltage the DG412DYZ-T can handle?
The DG412DYZ-T supports analog signals up to ±15V with dual supplies (±15V) or 0V to +12V with single +12V supply, as specified in the Analog Signal Range parameter (±15V min/max at full temperature range). Exceeding ±15V risks exceeding absolute maximum ratings (V+ to V− ≤44V), so the DG412DYZ-T must be used within these bounds to ensure reliability and avoid damage.
How does the DG412DYZ-T differ from the DG411DYZ-T?
The DG412DYZ-T and DG411DYZ-T share identical analog switch cores and package, differing only in logic polarity: DG412DYZ-T uses negative logic (IN=0→ON), while DG411DYZ-T uses positive logic (IN=1→ON). Both offer 35Ω max rDS(ON) and 175ns max tON. The DG412DYZ-T is not interchangeable without logic inversion, as confirmed in the Truth Table on page 2 of the FN3282 datasheet.
Is the DG412DYZ-T RoHS-compliant and suitable for lead-free reflow?
Yes, the DG412DYZ-T carries the "-Z" suffix indicating Pb-free plus anneal construction with 100% matte tin terminations, fully compliant with RoHS Directive 2011/65/EU. It meets J-STD-020 moisture sensitivity level requirements and is qualified for standard Pb-free reflow profiles, as documented in the Ordering Information table and Thermal Information section on page 4 of the DG412DYZ-T datasheet.
DG412DYZ-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Switch Circuit:
- SPST - NO
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 35Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- 5V ~ 44V
- Voltage - Supply, Dual (V±):
- ±5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 175ns, 145ns
- -3db Bandwidth:
- -
- Charge Injection:
- 5pC
- Channel Capacitance (CS(off), CD(off)):
- 9pF, 9pF
- Current - Leakage (IS(off)) (Max):
- 100pA
- Crosstalk:
- -85dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG412DYZ-T FAQ
1.How can I place an order for DG412DYZ-T through Aetrix?
Please submit a Request for Quotation (RFQ) for DG412DYZ-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG412DYZ-T reliable?
The price and inventory of DG412DYZ-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG412DYZ-T is usually 5 days.
3.What payment methods are accepted for DG412DYZ-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG412DYZ-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG412DYZ-T?
DG412DYZ-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG412DYZ-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG412DYZ-T?
For technical support, including DG412DYZ-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG412DYZ-T requirements.
6.How does Aetrix verify that DG412DYZ-T is sourced from the original manufacturer or authorized distributors?
All DG412DYZ-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG412DYZ-T meets industry standards.
7.What is the process for return or replacement of DG412DYZ-T?
All DG412DYZ-T units undergo pre-shipment inspection (PSI). If there is an issue with DG412DYZ-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG412DYZ-T part is unused and in its original packaging.
Return procedure for DG412DYZ-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG412DYZ-T Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

