Vishay Siliconix DG412LDY
- Part No.:
- DG412LDY
- Manufacturer:
- Vishay Siliconix
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG412LDY.pdf
- Description:
- IC SWITCH SPST-NOX4 17OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:2,944
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG412LDY from Vishay Siliconix is a precision monolithic quad SPST low-voltage CMOS analog switch with break-before-make switching action, 17 Ω on-resistance (RDS(on)), 19 ns turn-on time (tON), and ±3 V to ±6 V dual-supply or 2.7 V to 12 V single-supply operation - deployed in precision data acquisition systems for high-fidelity signal routing.
For engineers reviewing the DG412LDY datasheet, DG412LDY pinout, DG412LDY application, or DG412LDY equivalent, key selection considerations include guaranteed RDS(on) flatness over signal range, sub-15 ns tOFF, 0.25 nA max leakage at 25 °C, 2000 V ESD protection, and compatibility with TTL/CMOS logic levels across industrial temperature range (–40 °C to +85 °C).
Technical Context
The DG412LDY implements BiCMOS wafer fabrication to support both single- and dual-supply operation while maintaining low distortion and high off-isolation (–50 dB at 50 MHz). Its control logic is inverted relative to DG411L: logic "0" enables ON state for switches SW1/SW4 and OFF for SW2/SW3 per truth table.
It features break-before-make switching only in DG413L configuration; DG412LDY uses independent SPST channels with no internal interlock. Signal clamping diodes protect S/D/IN terminals against overvoltage beyond V+ or V–, with forward current limited to rated maximums.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RDS(on) | 17 Ω typical at V+ = 12 V, ensuring minimal signal attenuation and voltage drop in precision analog paths |
| tON | 19 ns typical at V+ = 12 V, RL = 300 Ω, CL = 35 pF - supports high-speed multiplexing up to ~280 MHz (–3 dB bandwidth) |
| tOFF | 12 ns typical under same conditions - enables fast channel isolation critical for sampling integrity |
| Leakage Current | 0.25 nA max at 25 °C, minimizing DC error accumulation in high-impedance sensor interfaces |
| Analog Signal Range | 0 to 12 V (single supply) or ±5 V (dual supply) - covers full rail-to-rail operation for 12-bit+ ADC/DAC interfacing |
| ESD Protection | 2000 V HBM - provides robust handling margin during board assembly and system integration |
| Supply Range | 2.7–12 V single or ±3–±6 V dual - supports battery-powered and mixed-signal industrial designs without level-shifting |
Pinout & Package
Package: 16-pin narrow SOIC (JEDEC MS-012), body dimensions 9.8–10.0 mm × 3.8–4.0 mm × 1.35–1.75 mm height, RoHS-compliant with Pb-free terminations (E3 suffix).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 2, 3, 4 (IN1–IN4) | Digital control inputs | Inverted logic: low = ON for SW1/SW4; high = ON for SW2/SW3 - direct interface to microcontroller GPIO without inverters |
| 5, 6, 12, 13 (S1–S4) | Switch source terminals | Common analog input nodes; each tied to one SPST switch; must remain within V– to V+ range |
| 7, 8, 11, 10 (D1–D4) | Switch drain terminals | Output/analog path nodes; internally connected to Sx when corresponding INx asserts active state |
| 9 (GND) | Analog/digital reference | System ground return; decoupling capacitor required near pin for noise suppression |
| 14 (VL) | Logic supply reference | Accepts 3–5 V logic-level supply; separates digital threshold from analog rails for stable switching |
| 15 (V–) | Negative analog supply | Required for dual-supply operation; tied to GND in single-supply mode |
| 16 (V+) | Positive analog supply | Primary analog power rail; sets upper limit of signal swing and RDS(on) performance |
Key Features
| Feature | Design Value |
|---|---|
| Break-before-make action | Not implemented in DG412LDY - independent SPST switches prevent simultaneous conduction between channels |
| TTL/CMOS compatibility | Logic thresholds fixed at ≤0.8 V (low) and ≥2.4 V (high) - eliminates need for external level shifters with 3.3 V/5 V controllers |
| Flat RDS(on) vs. signal voltage | ≤5 Ω variation across full analog range - preserves gain accuracy and THD in audio/video routing |
| Low charge injection | 5 pC typical - reduces glitch-induced settling errors in sample-and-hold and switched-capacitor circuits |
| High off-isolation | –50 dB at 50 MHz - suppresses crosstalk between adjacent channels in dense multiplexer layouts |
Applications
| Precision Data Acquisition | Audio Signal Routing |
|---|---|
Use Scenario: Multiplexing multiple sensor outputs (e.g., thermocouples, strain gauges) into a single high-resolution ADC channel. IC Role / Device Role / Timing Role: Quad SPST analog switch providing channel-selectable signal path with minimal added noise and offset. Use Value: 0.25 nA leakage and 17 Ω RDS(on) maintain <0.01% gain error and preserve 16-bit effective resolution across all four channels. | Use Scenario: Selecting between multiple line-level audio sources (e.g., microphone preamp, DAC output, Bluetooth codec) feeding a common amplifier stage. IC Role / Device Role / Timing Role: Low-distortion analog switch enabling silent, pop-free source switching via synchronized control signals. Use Value: Flat RDS(on) and –50 dB off-isolation prevent audible crosstalk and preserve wideband frequency response (DC–280 MHz). |
| Battery-Powered Instrumentation | Communication System Front-End |
Use Scenario: Power-gating unused analog subsystems (e.g., auxiliary sensors, calibration references) in portable test equipment to extend battery life. IC Role / Device Role / Timing Role: Low-quiescent-current analog switch acting as precision power gate with <1 µA total supply current. Use Value: 0.02 µA I+ and I– at 25 °C enable microamp-level standby modes without compromising turn-on speed (19 ns tON). | Use Scenario: Configuring RF front-end signal paths in DSLAM or SDSL line cards - routing between filters, amplifiers, and AFEs. IC Role / Device Role / Timing Role: High-speed analog switch supporting broadband signal conditioning with minimal insertion loss. Use Value: –3 dB bandwidth of 280 MHz and 12 ns tOFF allow clean switching during guard intervals in TDD/FDD protocols. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4612ESE+ | Higher RDS(on) (45 Ω typ), slower tON/tOFF (45/35 ns), wider supply range (±2.7 V to ±6 V) | Less suitable for high-speed precision acquisition but better for ultra-low-voltage dual-supply systems | Select MAX4612ESE+ only if operating below ±3 V or requiring higher ESD tolerance (4 kV HBM) |
| ADG1412BRUZ | Lower RDS(on) (1.3 Ω typ), faster switching (12/8 ns), requires separate VLOGIC pin, higher cost | Preferred for <12-bit systems demanding lowest on-resistance and fastest settling | Choose ADG1412BRUZ when RDS(on) < 2 Ω and tOFF < 10 ns are mandatory - not drop-in compatible due to different pinout and biasing |
Compared with DG412LDY, MAX4612ESE+ trades speed and on-resistance for broader low-voltage dual-supply flexibility, while ADG1412BRUZ delivers superior analog performance at higher cost and non-compatible layout - DG412LDY remains optimal for balanced precision, speed, and SOIC footprint in industrial data acquisition.
Availability
DG412LDY is available at Aetrix Electronics and suitable for precision data acquisition, battery-powered instrumentation, audio signal routing, and communication system front-end designs requiring stable component supply across extended temperature and long production lifecycles.
Supply support for DG412LDY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Vishay Siliconix is a global semiconductor manufacturer specializing in discrete MOSFETs, diodes, optoelectronics, and precision analog ICs with emphasis on reliability and ruggedized packaging.
The DG412LDY belongs to the DG41xL family of low-voltage analog switches designed specifically for high-fidelity signal routing in test equipment, medical instrumentation, and industrial control where low distortion, fast settling, and rail-to-rail operation are essential.
FAQ
What supply voltages does the DG412LDY support?
The DG412LDY supports single-supply operation from 2.7 V to 12 V (V+ to GND) or dual-supply operation from ±3 V to ±6 V (V+ to V–). The VL pin accepts 3 V to 5 V logic supply independently, allowing mixed-voltage interfacing without level shifters. Absolute maximum ratings specify V+ to V– ≤13 V and GND to V– ≤7 V.
How does the DG412LDY differ from the DG411LDY in control logic?
The DG412LDY uses inverted control logic versus DG411LDY: for DG412LDY, logic low (≤0.8 V) turns ON switches SW1 and SW4, while logic high (≥2.4 V) turns ON SW2 and SW3. In contrast, DG411LDY activates SW1/SW4 on high and SW2/SW3 on low. This complementary pairing allows flexible routing architectures without external inverters.
Is the DG412LDY pin-compatible with the legacy DG412?
Yes, the DG412LDY is pin-for-pin compatible with the industry-standard DG412, as confirmed in Vishay's documentation. It retains identical SOIC-16 pinout, electrical interface, and functional block diagram while delivering improved RDS(on), faster switching, and enhanced ESD protection (2000 V HBM vs. legacy 1000 V).
What is the maximum analog signal voltage the DG412LDY can switch?
The DG412LDY supports analog signals from V– to V+ - i.e., 0 V to 12 V in single-supply mode or –5 V to +5 V in ±5 V dual-supply mode. Signals exceeding these rails are clamped by internal diodes; forward current must be limited to 30 mA continuous or 100 mA pulsed (1 ms, 10% duty cycle) to avoid damage.
Does the DG412LDY include break-before-make functionality?
No, the DG412LDY does not implement break-before-make switching. It consists of four independent SPST switches with no internal timing interlock. Break-before-make behavior is exclusive to the DG413L variant, which integrates two normally-open and two normally-closed switches with controlled transition delay (tD = 6 ns).
DG412LDY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Vishay Siliconix
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 17Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- 2.7V ~ 12V
- Voltage - Supply, Dual (V±):
- ±3V ~ 6V
- Switch Time (Ton, Toff) (Max):
- 19ns, 12ns
- -3db Bandwidth:
- 280MHz
- Charge Injection:
- 5pC
- Channel Capacitance (CS(off), CD(off)):
- 5pF, 6pF
- Current - Leakage (IS(off)) (Max):
- 250pA
- Crosstalk:
- -95dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG412LDY FAQ
1.How can I place an order for DG412LDY through Aetrix?
Please submit a Request for Quotation (RFQ) for DG412LDY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG412LDY reliable?
The price and inventory of DG412LDY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG412LDY is usually 5 days.
3.What payment methods are accepted for DG412LDY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG412LDY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG412LDY?
DG412LDY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG412LDY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG412LDY?
For technical support, including DG412LDY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG412LDY requirements.
6.How does Aetrix verify that DG412LDY is sourced from the original manufacturer or authorized distributors?
All DG412LDY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG412LDY meets industry standards.
7.What is the process for return or replacement of DG412LDY?
All DG412LDY units undergo pre-shipment inspection (PSI). If there is an issue with DG412LDY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG412LDY part is unused and in its original packaging.
Return procedure for DG412LDY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG412LDY Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
Schmitt triggers use separate rising and falling thresholds to stabilize slow or noisy signals. This guide covers hysteresis, 74HC14 and 74HCT14 selection, comparator calculations, RC oscillators and p…
Counterfeit components can hide behind convincing markings and passing basic function tests. This engineering reference covers source traceability, external inspection, X-ray, XRF, electrical testing, …
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

