Renesas DG413DVZ
- Part No.:
- DG413DVZ
- Manufacturer:
- Renesas
- Package:
- 16-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
DG413DVZ.pdf
- Description:
- IC SW SPST-NO/NCX4 35OHM 16TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG413DVZ from Renesas Electronics is a monolithic quad SPST CMOS analog switch with mixed-logic control: switches 1 and 4 use DG411-style logic (low = ON), while switches 2 and 3 use DG412-style logic (high = ON), enabling break-before-make or make-before-break operation in SPDT configurations. It features 35 Ω max ON-resistance, 175 ns max tON, ±15 V analog signal range, and operates from ±5 V to ±20 V supplies - ideal for precision multiplexing in data acquisition systems.
For engineers reviewing the DG413DVZ datasheet, DG413DVZ pinout, DG413DVZ application, or DG413DVZ equivalent, this device is selected for bidirectional analog switching where independent timing control of paired switches is required - especially in sample-and-hold circuits, audio routing, and automatic test equipment requiring low charge injection (5 pC typ) and high OFF isolation (68 dB).
Technical Context
The DG413DVZ implements four independent bilateral SPST switches fabricated using a high-voltage silicon-gate CMOS process, eliminating latch-up via epitaxial isolation. Its dual-logic architecture allows simultaneous but asynchronous control of two switch pairs - critical for glitch-free signal path reconfiguration.
Each switch supports rail-to-rail analog signals up to ±15 V with low and flat ON-resistance variation (<10 Ω over full range), sub-150 ns switching times, and ultra-low leakage (<5 nA at 85°C). Charge injection is minimized to 5 pC (typ) at ±15 V, reducing settling errors in precision sampling applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ON-Resistance (max) | 35 Ω - ensures minimal signal attenuation and gain error in precision analog paths |
| Turn-On Time (max) | 175 ns - enables fast channel switching in high-speed data acquisition |
| Charge Injection (typ) | 5 pC - reduces voltage step errors in sample-and-hold and ADC front-end circuits |
| Analog Signal Range | ±15 V - supports full-swing bipolar signals without clipping in industrial sensor interfaces |
| Supply Voltage Range | ±5 V to ±20 V - allows flexible dual-supply operation in mixed-signal systems |
| OFF Isolation (typ) | 68 dB at 1 MHz - suppresses crosstalk between adjacent channels in dense multiplexers |
| Logic Compatibility | TTL/CMOS - simplifies interface with microcontrollers and FPGAs without level-shifting |
Pinout & Package
Package: 16-lead TSSOP (4.4 mm body width), RoHS-compliant, Pb-free plus anneal finish (M16.173 drawing).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 8, 9, 16 | IN1–IN4 | Independent digital control inputs; IN1/IN4 active-low, IN2/IN3 active-high |
| 2, 15, 10, 7 | D1–D4 | Drain (output) terminals - bidirectional, matched to source impedance |
| 3, 14, 11, 6 | S1–S4 | Source (input) terminals - fully symmetrical with drains for AC-coupled signals |
| 4 | V− | Negative supply rail - must be connected for proper analog swing and biasing |
| 5 | GND | Logic ground reference - separate from analog power grounds to reduce noise coupling |
| 12 | VL | Logic supply reference - requires 5 V for TTL compatibility even under ±15 V analog rails |
| 13 | V+ | Positive supply rail and substrate connection - sets upper analog voltage limit |
Key Features
| Feature | Design Value |
|---|---|
| Mixed-logic SPST architecture | Two switches (1 & 4) turn on with logic low; two (2 & 3) turn on with logic high - enables precise timing sequencing without external logic |
| Bilateral analog conduction | Identical ON-resistance and capacitance in both directions - preserves signal integrity for AC and bidirectional current flow |
| Low charge injection (5 pC typ) | Minimizes transient voltage spikes at switch closure - critical for accurate sampling in 12+ bit ADC systems |
| Rail-to-rail analog range (±15 V) | Supports full-scale industrial sensor outputs and op-amp swing without clamping or distortion |
| High OFF isolation (68 dB) | Prevents signal bleed-through between inactive channels - essential for multi-channel multiplexer accuracy |
Applications
| Audio Switching | Data Acquisition |
|---|---|
Use Scenario: Routing line-level stereo signals between multiple sources and amplifiers in pro-audio mixers. IC Role / Device Role / Timing Role: Quad SPST analog switch providing silent, glitch-free channel selection with break-before-make timing. Use Value: Low 35 Ω ON-resistance preserves frequency response; 5 pC charge injection prevents audible pop/click artifacts. |
Use Scenario: Multiplexing 16-channel sensor inputs into a single high-resolution ADC in industrial PLC modules. IC Role / Device Role / Timing Role: Precision analog switch enabling sequential sampling with minimal settling time and crosstalk. Use Value: 68 dB OFF isolation prevents channel-to-channel interference; ±15 V range accommodates unconditioned transducer outputs. |
| Sample and Hold Circuits | Automatic Test Equipment |
Use Scenario: Capturing fast transient waveforms in oscilloscope front-ends using switched-capacitor hold networks. IC Role / Device Role / Timing Role: Low-charge-injection switch controlling capacitor charging phase with precise timing control. Use Value: 5 pC typical charge injection limits hold-step error to <1 LSB in 14-bit systems; 175 ns tON supports >5 MS/s sampling. |
Use Scenario: Reconfiguring stimulus/response paths across DUT pins during functional testing of mixed-signal ICs. IC Role / Device Role / Timing Role: High-isolation analog switch enabling programmable signal routing with minimal path skew. Use Value: Matched ON-resistance ensures consistent gain across test channels; 150 °C max junction temperature supports high-density ATE thermal environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad SPST analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4613ESE+ | Single-supply only (up to +36 V); no dual-polarity support; 60 Ω max rDS(ON); 200 ns tON | Lacks ±20 V operation and mixed-logic capability - unsuitable for break-before-make SPDT configs | Select when cost-sensitive single-supply systems dominate and timing sequencing is handled externally |
| ADG413BRUZ | Same 16-pin TSSOP package; 35 Ω rDS(ON); identical mixed-logic architecture; 180 ns tON | Pin-compatible and functionally equivalent but uses different process - slightly higher charge injection (10 pC) | Valid drop-in alternative where Renesas supply continuity is constrained; verify charge injection impact in sample-hold designs |
Compared with MAX4613ESE+ and ADG413BRUZ, the DG413DVZ uniquely combines ±20 V dual-supply operation, 5 pC charge injection, and native break-before-make timing - making it optimal for high-fidelity, multi-range analog signal routing where precision and timing autonomy are critical.
Availability
DG413DVZ is available at Aetrix Electronics and suitable for data acquisition, automatic test equipment, audio switching, and sample-and-hold circuits requiring stable component supply across industrial temperature ranges (−40°C to +85°C).
Supply support for DG413DVZ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader delivering high-performance, reliable analog and mixed-signal solutions for industrial, automotive, and communications markets.
The DG413DVZ belongs to Renesas' legacy analog switch portfolio, designed specifically for precision, low-glitch analog signal routing in high-reliability instrumentation and test systems.
FAQ
What is the logic polarity configuration of the four switches in DG413DVZ?
The DG413DVZ uses mixed logic control: switches 1 and 4 turn ON with logic low (0 ≤ 0.8 V), matching DG411 behavior; switches 2 and 3 turn ON with logic high (≥ 2.4 V), matching DG412 behavior. This dual-polarity design enables independent timing control - critical for implementing break-before-make operation in SPDT configurations without external logic. The DG413DVZ datasheet confirms this in the Truth Table on page 2.
Does DG413DVZ support single-supply operation, and what are the voltage limits?
Yes, DG413DVZ supports single-supply operation from +5 V to +44 V. For unipolar use, V+ is connected to the positive rail (e.g., +12 V), V− to ground (0 V), and VL to +5 V. Analog signal range is then 0 V to +12 V (min), with 80 Ω max rDS(ON) at full temperature range. The DG413DVZ Electrical Specifications table on page 5 explicitly lists single-supply test conditions and performance values.
What is the maximum allowable analog input voltage range for DG413DVZ?
The DG413DVZ supports an analog signal range of ±15 V when operated with dual supplies (e.g., ±15 V), verified at IS = 10 mA across −40°C to +85°C. Under single-supply conditions (+12 V), the range is 0 V to +12 V. Exceeding these limits risks exceeding absolute maximum ratings (V+ to V− ≤ 44 V; GND to V− ≤ 25 V), potentially damaging the device. This is specified in the "Analog Signal Range" parameter on page 4 of the DG413DVZ datasheet.
How does DG413DVZ achieve low charge injection, and why is it important?
DG413DVZ achieves low charge injection (5 pC typical) through optimized CMOS gate geometry and charge-balanced switch design, minimizing net charge transfer during switching transitions. This is critical in sample-and-hold and ADC driver applications, where injected charge causes voltage steps on hold capacitors - directly degrading DC accuracy and increasing settling time. The DG413DVZ test circuit and value are documented in Figure 3 and the Electrical Specifications table on page 4.
Is DG413DVZ pin-compatible with other devices in the DG411/DG412 family?
Yes, DG413DVZ shares identical 16-pin TSSOP (M16.173) packaging and pinout with DG411DVZ and DG412DVZ - all have the same terminal assignments for INx, Sx, Dx, V+, V−, GND, VL, and substrate connections. However, logic polarity differs: DG411 uses all-low-active, DG412 all-high-active, while DG413DVZ mixes both. Swapping without logic redesign will cause incorrect switch states. This compatibility is confirmed in the Pin Descriptions and Ordering Information tables on pages 2–3 of the DG413DVZ datasheet.
DG413DVZ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Switch Circuit:
- SPST - NO/NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 35Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- 5V ~ 44V
- Voltage - Supply, Dual (V±):
- ±5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 175ns, 145ns
- -3db Bandwidth:
- -
- Charge Injection:
- 5pC
- Channel Capacitance (CS(off), CD(off)):
- 9pF, 9pF
- Current - Leakage (IS(off)) (Max):
- 100pA
- Crosstalk:
- -85dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-TSSOP
DG413DVZ FAQ
1.How can I place an order for DG413DVZ through Aetrix?
Please submit a Request for Quotation (RFQ) for DG413DVZ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG413DVZ reliable?
The price and inventory of DG413DVZ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG413DVZ is usually 5 days.
3.What payment methods are accepted for DG413DVZ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG413DVZ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG413DVZ?
DG413DVZ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG413DVZ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG413DVZ?
For technical support, including DG413DVZ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG413DVZ requirements.
6.How does Aetrix verify that DG413DVZ is sourced from the original manufacturer or authorized distributors?
All DG413DVZ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG413DVZ meets industry standards.
7.What is the process for return or replacement of DG413DVZ?
All DG413DVZ units undergo pre-shipment inspection (PSI). If there is an issue with DG413DVZ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG413DVZ part is unused and in its original packaging.
Return procedure for DG413DVZ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG413DVZ Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

