Renesas DG413DY-T
- Part No.:
- DG413DY-T
- Manufacturer:
- Renesas
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
DG413DY-T.pdf
- Description:
- IC SW SPST-NO/NCX4 35OHM 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,730
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
DG413DY-T from Renesas Electronics is a monolithic quad SPST CMOS analog switch with mixed logic polarity per channel-switches 1 & 4 use negative logic (ON at logic "0"), while switches 2 & 3 use positive logic (ON at logic "1")-enabling break-before-make or make-before-break operation in SPDT configurations. It delivers <35 Ω ON-resistance, 175 ns max tON, ±15 V analog signal range, and operates from ±5 V to ±20 V or +5 V to +44 V supplies. Used in precision sample-and-hold circuits and audio routing where independent timing control of paired switches is required.
For engineers reviewing the DG413DY-T datasheet, DG413DY-T pinout, DG413DY-T application, or DG413DY-T equivalent, key selection considerations include its dual-logic-channel architecture for timing-controlled switching, low charge injection (5 pC typ), high OFF isolation (68 dB), and SOIC-16 package compatibility with industrial-grade temperature range (–40°C to +85°C).
Technical Context
The DG413DY-T implements four bilateral, bidirectional analog switches fabricated using a high-voltage silicon-gate CMOS process with epitaxial layer latch-up protection. Its unique logic assignment-IN1/IN4 active-low and IN2/IN3 active-high-allows direct implementation of break-before-make delay (25 ns typ) without external logic, critical for glitch-free signal path reconfiguration.
It supports single-supply (5–44 V) and split-supply (±5–±20 V) operation, with VL pin referenced to 5 V for TTL/CMOS-compatible digital inputs. Analog signal handling is optimized across ±15 V input range with minimal rDS(ON) variation and sub-nA leakage (±0.1 nA typ at 25°C).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| ON-Resistance (max) | 35 Ω - Ensures minimal signal attenuation and gain error in precision analog paths |
| Turn-On Time (max) | 175 ns - Enables fast multiplexing in data acquisition systems sampling up to ~5 MHz |
| Charge Injection (typ) | 5 pC - Reduces hold-step error in sample-and-hold circuits without large compensation capacitance |
| Analog Signal Range | ±15 V - Supports full-rail bipolar signal switching in instrumentation and test equipment |
| Supply Voltage Range | ±5 V to ±20 V or +5 V to +44 V - Allows flexible integration into legacy and high-voltage industrial systems |
| OFF Isolation (typ) | 68 dB at 1 MHz - Minimizes crosstalk between inactive channels in multi-signal routing |
| Logic Compatibility | TTL/CMOS - Interfaces directly with microcontrollers and FPGAs without level-shifting |
Pinout & Package
Package: 16-lead SOIC (150 mil), RoHS-compliant, moisture sensitivity level (MSL) 1, rated for –40°C to +85°C operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 8, 9, 16 | IN1–IN4 | Independent logic control inputs; IN1/IN4 active-low, IN2/IN3 active-high |
| 2, 15, 10, 7 | D1–D4 | Drain (output) terminals - bidirectional, matched impedance for AC signals |
| 3, 14, 11, 6 | S1–S4 | Source (input) terminals - interchangeable with drains for true bilateral operation |
| 4 | V− | Negative supply rail - must be connected even in single-supply mode (0 V reference) |
| 5 | GND | Logic ground reference - separate from analog power rails to reduce noise coupling |
| 12 | VL | Logic supply reference - requires stable 5 V for TTL-compatible input thresholds |
| 13 | V+ | Positive supply rail - also serves as substrate connection; sets maximum analog swing |
Key Features
| Feature | Design Value |
|---|---|
| Mixed logic polarity per switch pair | Enables native break-before-make timing (25 ns typ) without external gates or delays |
| Bilateral analog conduction | Supports bidirectional signal flow (AC or DC) with matched rDS(ON) and capacitance |
| Low charge injection (5 pC typ) | Minimizes voltage step error in sample-and-hold applications, reducing need for large hold capacitors |
| High OFF isolation (68 dB) | Prevents signal bleed-through in multi-channel audio or sensor multiplexing |
| Latch-up protected process | Epitaxial silicon-gate CMOS prevents destructive latch-up under transient overvoltage conditions |
Applications
| Audio Switching | Data Acquisition |
|---|---|
Use Scenario: Routing line-level stereo signals between multiple sources and outputs in pro-audio mixers. IC Role / Device Role / Timing Role: Quad SPST switch providing isolated, low-distortion signal paths with simultaneous mute/unmute capability. Use Value: Dual-logic configuration allows synchronized break-before-make switching to eliminate pop/click artifacts during source transitions. | Use Scenario: Multiplexing 16-channel sensor inputs into a single ADC in industrial PLC modules. IC Role / Device Role / Timing Role: Precision analog switch enabling sequential sampling with minimized channel-to-channel crosstalk. Use Value: 68 dB OFF isolation and <35 Ω rDS(ON) preserve SNR and measurement accuracy across full ±10 V input range. |
| Sample and Hold Circuits | Automatic Test Equipment |
Use Scenario: Capturing fast transient waveforms in oscilloscope front-ends with sub-microsecond aperture time. IC Role / Device Role / Timing Role: Low-charge-injection switch controlling hold capacitor connection to signal path. Use Value: 5 pC typical charge injection limits hold-step error to <1 mV with 10 nF hold capacitor, eliminating need for trimming. | Use Scenario: Reconfigurable signal routing in ATE pin electronics for semiconductor wafer testing. IC Role / Device Role / Timing Role: High-voltage-tolerant analog switch managing stimulus/response paths across DUT interfaces. Use Value: ±20 V supply support and 44 V absolute max rating enable safe operation with high-voltage test signals up to ±15 V. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar quad SPST analog switch applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX4613ESE+ | Single-supply only (2.7–12 V); no split-supply support; 60 Ω max rDS(ON); 100 ns max tON | Targeted at battery-powered portable instruments-not suitable for ±15 V signal routing | Select when low-voltage, low-power operation is prioritized over high-voltage analog range |
| ADG413BRZ | Uniform positive logic on all four channels; 35 Ω max rDS(ON); 150 ns max tON; same SOIC-16 package | Lacks mixed-logic architecture-requires external inverters to achieve break-before-make timing | Select when consistent logic polarity simplifies control firmware, and external timing logic is acceptable |
Compared with MAX4613ESE+ and ADG413BRZ, the DG413DY-T uniquely provides native dual-logic control per switch pair, enabling precise timing coordination without added components-critical for glitch-free reconfiguration in high-fidelity audio and precision measurement systems.
Availability
DG413DY-T is available at Aetrix Electronics and suitable for audio switching, data acquisition, and sample-and-hold circuit designs requiring stable component supply, long-term industrial lifecycle support, and RoHS-compliant packaging.
Supply support for DG413DY-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering microcontrollers, analog, power, and connectivity solutions for automotive, industrial, and IoT applications.
The DG413DY-T belongs to Renesas' legacy high-performance analog switch family, designed specifically for precision signal routing in test equipment, instrumentation, and industrial control systems demanding robustness, low distortion, and timing flexibility.
FAQ
What logic polarity does each switch in the DG413DY-T use?
The DG413DY-T uses mixed logic polarity: switches 1 and 4 turn ON with logic "0" (≤0.8 V), while switches 2 and 3 turn ON with logic "1" (≥2.4 V). This architecture is explicitly defined in the truth table and functional diagrams of the DG413DY-T datasheet and enables intrinsic break-before-make timing without external logic components.
Can the DG413DY-T operate from a single 12 V supply?
Yes, the DG413DY-T supports single-supply operation from +5 V to +44 V. When using +12 V, connect V+ (pin 13) to +12 V, V− (pin 4) to 0 V (not left floating), GND (pin 5) to 0 V, and VL (pin 12) to +5 V. The analog signal range becomes 0 V to +12 V, and rDS(ON) remains ≤80 Ω (max) per the single-supply electrical specifications for DG413DY-T.
What is the maximum analog signal voltage the DG413DY-T can handle?
The DG413DY-T supports an analog signal range of ±15 V under split-supply conditions (e.g., V+ = +15 V, V− = −15 V). Its absolute maximum rating is V+ to V− ≤ 44 V, permitting up to ±20 V supplies and corresponding ±20 V peak-to-peak signal handling-provided the signal stays within the rails and does not exceed the ±20 V supply limits specified in the operating conditions for DG413DY-T.
Does the DG413DY-T require external pull-up or pull-down resistors on its logic inputs?
No, the DG413DY-T does not require external biasing on IN1–IN4. Its digital inputs are TTL/CMOS compatible with guaranteed thresholds: logic "0" ≤ 0.8 V and logic "1" ≥ 2.4 V. Input current is extremely low (±0.5 μA max), so direct connection to microcontroller GPIOs or FPGA outputs is fully supported without additional resistors-confirmed in the Digital Input Characteristics table for DG413DY-T.
How is break-before-make timing achieved in the DG413DY-T?
Break-before-make timing in the DG413DY-T arises from its internal dual-logic architecture: applying complementary logic signals to IN2/IN3 (positive logic) and IN1/IN4 (negative logic) creates inherent delay between turn-off of one switch pair and turn-on of the other. Measured break-before-make time is 25 ns typical (RL = 300 Ω, CL = 35 pF), as specified in the Dynamic Characteristics table for DG413DY-T and validated in Figure 2 of its datasheet.
DG413DY-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Switch Circuit:
- SPST - NO/NC
- Multiplexer/Demultiplexer Circuit:
- 1:1
- Number of Circuits:
- 4
- On-State Resistance (Max):
- 35Ohm
- Channel-to-Channel Matching (ΔRon):
- -
- Voltage - Supply, Single (V+):
- 5V ~ 44V
- Voltage - Supply, Dual (V±):
- ±5V ~ 20V
- Switch Time (Ton, Toff) (Max):
- 175ns, 145ns
- -3db Bandwidth:
- -
- Charge Injection:
- 5pC
- Channel Capacitance (CS(off), CD(off)):
- 9pF, 9pF
- Current - Leakage (IS(off)) (Max):
- 100pA
- Crosstalk:
- -85dB @ 1MHz
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
DG413DY-T FAQ
1.How can I place an order for DG413DY-T through Aetrix?
Please submit a Request for Quotation (RFQ) for DG413DY-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for DG413DY-T reliable?
The price and inventory of DG413DY-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for DG413DY-T is usually 5 days.
3.What payment methods are accepted for DG413DY-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for DG413DY-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for DG413DY-T?
DG413DY-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your DG413DY-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for DG413DY-T?
For technical support, including DG413DY-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your DG413DY-T requirements.
6.How does Aetrix verify that DG413DY-T is sourced from the original manufacturer or authorized distributors?
All DG413DY-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that DG413DY-T meets industry standards.
7.What is the process for return or replacement of DG413DY-T?
All DG413DY-T units undergo pre-shipment inspection (PSI). If there is an issue with DG413DY-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The DG413DY-T part is unused and in its original packaging.
Return procedure for DG413DY-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
DG413DY-T Tags

-
SN74LVC1G3157DBVR
Texas Instruments
-
SN74LVC1G66DBVR
Texas Instruments
-
SN74LVC1G66DCKR
Texas Instruments

-
SN74LVC1G3157DSFR
Texas Instruments

-
1P1G3157QDCKRQ1
Texas Instruments

-
SN74LVC2G66DCUR
Texas Instruments
-
SN74LV4052APWR
Texas Instruments

-
74HC4051D,653
Nexperia USA Inc.
-
SN74LV4051APWR
Texas Instruments
-
CD74HC4052PWR
Texas Instruments
-
CD74HC4051PWR
Texas Instruments
-
TS5A3166DBVR
Texas Instruments
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

